

Fabrication of ATLAS pixel detector prototypes at IRST

M. Boscardin, G.-F. Dalla Betta, P. Gregori, M. Zen, N. Zorzi

Centro per la Ricerca Scientifica e Tecnologica (ITC-irst), Località Pantè di Povo, 38050 Trento, Italy






- Introduction
- Description of the fabrication technology
- Fabrication of 1st and 2nd prototypes: experimental results and problems
- Conclusions



• In the last few years, IRST has been involved in the development of silicon microstrip detector technologies within an R&D project supported by INFN.


• Starting from fall 1998, we have fabricated silicon pixel detectors oriented to the ATLAS experiment (prototypes 1 and 2).

• We present the main processing issues and report some selected results from the electrical characterization of detectors and test structures carried out before detector delivery.




Process Flow (1/3)






initial oxide growth (200nm) p-spray implantation B 4.5E12 70KeV resist

define moderated p-spray moderated p-spray implantation B 4.5E12 70KeV






Process Flow (2/3)






define p⁺ region implant oxide growth (40nm) p⁺ implant (B 5E14 70KeV)

define n⁺ region p⁺ drive-in (900°C in dryO₂) n⁺ implant (P 5E15 120KeV)






n⁺ drive-in (975°C in dryO₂) TEOS deposition (300nm) low temperature annealing


Process Flow (3/3)






define and open contact holes (n&p side) metal deposition (1µm Al 1%Si)

1st LTO deposition (500nm) define metal (n-side) etch LTO and metal 2nd LTO deposition (500nm)





define metal (p-side) etch LTO and metal 3rdLTO deposition (500nm) define and open passivation (n&p side) sintering



moderated p-spray two separate implantations p-spray = blank + moderated p-spray = p-stop like

p⁺ and n⁺ region implantation through a screen oxide using a thick oxide layer as implant mask


low temperature annealing increase gettering efficiency


metal and passivation LTO oxide to protect metal layer

Prototype 1: Experimental results



Test Structuresdiode $4mm^2$ $I_{leak} \cong 300pA$ @ full depletiongated diode $s_0 \cong 30$ cm/sec1.0E-07 -






(area 2.2mm²)

Prototype 1: Experimental results






M. Boscardin

Prototype 2: Experimental results






layout overlap between contact and n⁺ region = 2,5 μ m

leakage current on single chip (ST SMD) $I_{leak} ≈ 7.5$ nA @ 50V


To increase the radiation hardeness of detectors, wafers have been oxygen enriched via a dedicated process step (24h oxidation process at 1150°C).

Single Chip: IV curves










Breakdown of ST NOD < 140V

Average Leakage Current @ 100V of ST SMD & LAD about 30 nA


Tiles: IV curves













- We have processed some prototype batches of silicon pixel detector oriented to the ATLAS experiment.
- To this purpose, a dedicated technology has been developed.
- The electrical characterization of single chips and related test structures have evidenced that IRST technology is potentially adequate for the fabrication of these detectors.
- However, results from tiles measurements have shown that the number of process-related defects should be decreased in order to fulfill the detector specifications (in particular in terms of breakdown voltage) with a satisfactory fabrication yield.