

Pixel electronics for ATLAS

Peter Fischer, Bonn university

for the ATLAS pixel collaboration

Outline

- Overview of electronic components
- On-chip electronics:

DORIC and VDC: chips for the optical link

– MCC: module controler chip

– FE-Chips: charge amplifer and readout


single chip & module performance


Status and Outlook

The ATLAS pixel modules

Flex Capton (barrel 1 & 2, disks)

- Capton with routing glued to sensor
- Chips connected with wire bonds







sensor: 47104 pixels, $16.4 \times 60.8 \text{ mm}^2$


MCMD (B-layer)

- Multi-layer structure (busses) on sensor
- All chips connected with bumps







Electronic components of the pixel system



Data transmission: VDC and DORIC






DORIC:

- amplify PIN diode signal
- regenerate 40 MHz clock and data/cmd signal
- status: still some problems...

DMILL prototype chips (Siegen, OSU, Wuppertal)




VDC:

- drive VCSEL laser (digital signals @ 80 Mbit/s)
- readjust current after irradiation
- status: chip works, still under test

The MCC: Event building & Control


Tasks of MCC:

- Decode data/cmd signal (from DORIC)
 configuration data
 ,slow' commands
 ,fast' commands (trigger, SYNC, ...)
- Generate control signals for FE chips
- Receive serial data from 16 FE chips, accumulate data in FIFOs
- Check consistency of event (,score board')
- Build complete module event
- Send event to DAQ (via VDC)
- Error handling, fault conditions (disable defective FE chips, ...)




MCC: full prototype in AMS 0.8µm


- Chip is fully operational
- Has been used succesfully on many modules
- Meets basically all our specifications
- Size: 6.3 x 10.6 mm²
- Uses synthesized standard cells and full custom blocks (FIFO, IO)
- Design in Genova



MCC-D0 prototype in DMILL

- DMILL Prototype with one input channel exists
- works @ 100 MHz
- Detailed simulations (Marseille) were done to
 - check data rates, hit losses
 - simulate error conditions
 - fix FIFO size.
- Example: data rate FE MCC per link:





The front end chips

• Chip size: 7.4mm \times 11mm


• Pixel size: $50 \mu m \times 400 \mu m$

• # pixels: 18 columns × 160 rows = 2880

~ 700.000 transistors


Mirrored cells in odd/even columns

- 40 MHz readout operation
- On-chip data buffering until trigger arrives
- Serial protocol for command in and data out, compatible to MCC
- Coarse hit amplitude information by reading Time over Threshold (ToT)
- Latest chips use time stamp readout
- Fast IO signals are differential low voltage swings




FE Chips: history

- Different chip developments in LBNL, CPPM / Bonn
- Final chips are a common design of the three teams with
 - analog part of FE-A/C
 - time stamp readout of FE-B
- Analog part has been prototyped in ,MAREBO' chip in DMILL
- Successfull test beams have been done with full modules with FEB and FEC chips
- Latest chip is (radhard) DMILL chip ,FED' it is presently being evaluated
- Honeywell chip ,FEH' is in preparation
- we work with two rad hard vendors




Analog part



- Fast charge sensitive preamplifier with dc current feedback
- Discriminator with individual threshold adjust (3 bit DAC with adjustable range)
- Measurement of the pulseheight by Time-over-Threshold (ToT)
- Mask and test injection in every pixel
- Discriminator hit signal is sent to fast OR (,hitbus')
- Power consumption is $\sim 40 \mu W$ per pixel, VDDA = 3 V, VCCA = 1.5 V

FED: preamplifier pulse shapes





Different injected charges

Different feedback currents

(Measured on testchip with internal chopper, no sensor)

Threshold adjustment (3 bit DAC)






 threshold scans for the same global threshold setting, but 8 different DAC values

- Threshold change for 8 trims for various range settings
- 10 250 e⁻ / bit threshold trim


Adjusted thresholds

• Reduction of threshold dispersion (chip with sensor) from $\sigma_{thr}=323~e^-$ to $\sigma_{thr}=144e^-$




FED: Noise

Noise for various input loads VDDA=3V, VCCA=1.5V




Time walk



- For correct hit association the time resolution has to be < 25 ns
- Problem: higher charge → faster discriminator response
- Measure response time with respect to a ,high' reference charge (e.g. 50 ke)
- Timewalk is the limiting factor for low thresholds!
- Might be recovered if 2 crossings are read out


FED: Timewalk




(Measured on FED analog testchip, internal chopper)

Time stamp readout


- A 7 bit time stamp is distributed to all pixels in the column
- After a hit the time stamps for leading and falling edge of the discriminator are stored
- The hit is signalized to the end of column logic with a fast ripple scan
- Hit pixels are read out and the hit data is stored in EoC buffers.
- The hit pixel is cleared
- After the trigger latency, the data is cleared from the EoC buffers or sent to the MCC when a trigger occured
- 24 EoC buffers are used on FED




Simulation of hit losses in FED architecture




FED readout: layout




Additional analog control blocks on the FE chip



Example of analog control blocks: DACs





Two 5 bit voltage DACs:


- global threshold setting
- Shaping of AC coupling
- ,rad hard' design
- Nonlinearity < 0.03 LSB

Seven 8 bit current DACs:


- · Bias current setting
- Generation of voltage step through internal chopper
- ,rad hard' design
- Nonlinearity < 0.4 LSB

Source measurements: self triggering

- Problem in source measurements:
 FE chip needs external trigger in true ATLAS mode
- One possibility:
 Use scintillator → additional detector, not suitable for γ-sources
- Better solution:
 - use hitbus signal of the chip which signalizes a hit somewhere in the pixel matrix
 - Use this signal with correct delay as a trigger
- This is a ,fair' measurement using the readout in full ATLAS mode




Source measurement with 55Fe



- 55 Fe-source (6keV γ) deposits only 1700 eh-pairs
- FE-C chip with thresholds tuned to ~1200e⁻
- Some bump problems at edge
- The chip can be operated ata very low threshold

600 μm long sensor pixels
-> higher rate

Source measurement on a module with ²⁴¹Am



- Spot of ²⁴¹Am-source on two neighbouring chips of a module
- Module without MCC: chips were illuminated one after the other


Module performance (thresholds & noise)

- Module with 16 chips, here FEB
- Noise and ToT response are comparable to single chips.
- Performance of several modules:

	Entries	24594
∦*	Mean	3028.
•	RMS	230.0
•	UDFLW	0.
	OVFLW	54.00
	χ^2/ndf	211.4 / 50
•	Constant	5684.
•	Mean	3036.
	Sigma	170.7
• \		
2000 3000 4000	0 5000 6000 7000 800	00 9000 100
	2000 3000 4000	Mean RMS UDFLW OVFLW \(\chi^2/\text{ndf}\) Constant Mean Sigma

File: t1izm tune3k


Module	Front-	Bump	Threshold	Noise
type	end		[e]	[e]
Bare	FEB	IZM	2000	140
Flex	FEB	IZM	2000	180
Bare	FEC	IZM	2500	140
Flex	FEB	IZM	3000	160
Flex	FEB	Alenia	3600	180



Summary Plots

Testbeam: charge collection studies using ToT

- ToT gives information about collected charge
- ToT analysis in testbeam was able to show differences in charge collection between different sensor designs, e.g. two different p-spray sensors:



Summary and Outlook

- Non-rad hard ATLAS chips (FEs, MCC) are close to meet our goals.
- Radiation hard designs of all chips have been produced by DMILL
- Problems here are:
 - Very low yield in first FED run.,Strange' behaviour of chips not seen before with same architecture.
 - Identical second ,backup' run has much higher yield.
 - We need to understand what is going on.
- New FED2 design is finished.
 - Some small bugs are fixed, buffering of many digital signals improved.
- Full DMILL MCC-D2 will be ready soon
- FEH will be submitted late summer 2000 to Honeywell.