To Extend Memory Capability And Bandwidth
Double Data Charge Synchronous Dynamic Random-Access Memory (DDR SDRAM) is a kind of synchronous dynamic random-access memory (SDRAM) extensively utilized in computer systems and other digital devices. It improves on earlier SDRAM technology by transferring data on each the rising and falling edges of the clock sign, successfully doubling the info rate without growing the clock frequency. This technique, referred to as double information charge (DDR), permits for larger memory bandwidth whereas maintaining lower power consumption and decreased signal interference. DDR SDRAM was first launched in the late nineteen nineties and is generally referred to as DDR1 to tell apart it from later generations. It has been succeeded by DDR2 SDRAM, DDR3 SDRAM, Memory Wave DDR4 SDRAM, and DDR5 SDRAM, every offering further enhancements in velocity, capacity, and effectivity. These generations should not backward or forward compatible, which means memory modules from different DDR versions can't be used interchangeably on the same motherboard. DDR SDRAM typically transfers sixty four bits of information at a time.
Its efficient switch rate is calculated by multiplying the memory bus clock velocity by two (for double information charge), then by the width of the information bus (sixty four bits), and dividing by eight to convert bits to bytes. For example, a DDR module with a one hundred MHz bus clock has a peak switch fee of 1600 megabytes per second (MB/s). Within the late 1980s IBM had built DRAMs utilizing a twin-edge clocking function and offered their results at the Worldwide Strong-State Circuits Convention in 1990. However, it was normal DRAM, not SDRAM. Hyundai Electronics (now SK Hynix) the identical yr. The event of DDR began in 1996, before its specification was finalized by JEDEC in June 2000 (JESD79). JEDEC has set standards for the data charges of DDR SDRAM, divided into two elements. The first specification is for memory chips, and the second is for memory modules. To increase memory capability and bandwidth, chips are combined on a module.
As an example, the 64-bit information bus for DIMM requires eight 8-bit chips, addressed in parallel. Multiple chips with widespread tackle traces are called a Memory Wave App rank. The time period was launched to keep away from confusion with chip inside rows and banks. A memory module may bear a couple of rank. The term sides would even be confusing because it incorrectly suggests the physical placement of chips on the module. The chip select sign is used to challenge commands to particular rank. Including modules to the single memory bus creates further electrical load on its drivers. To mitigate the ensuing bus signaling price drop and Memory Wave overcome the memory bottleneck, new chipsets employ the multi-channel architecture. Notice: All gadgets listed above are specified by JEDEC as JESD79F. All RAM information charges in-between or above these listed specifications usually are not standardized by JEDEC - usually they are simply manufacturer optimizations utilizing tighter tolerances or overvolted chips.
stackoverflow.com
The package sizes by which DDR SDRAM is manufactured are additionally standardized by JEDEC. There is no such thing as a architectural difference between DDR SDRAM modules. Modules are instead designed to run at totally different clock frequencies: Memory Wave App for instance, a Pc-1600 module is designed to run at a hundred MHz, and a Laptop-2100 is designed to run at 133 MHz. A module's clock speed designates the information fee at which it is assured to carry out, hence it is guaranteed to run at lower (underclocking) and might presumably run at increased (overclocking) clock rates than those for which it was made. DDR SDRAM modules for desktop computers, dual in-line memory modules (DIMMs), have 184 pins (versus 168 pins on SDRAM, or 240 pins on DDR2 SDRAM), and can be differentiated from SDRAM DIMMs by the variety of notches (DDR SDRAM has one, SDRAM has two). DDR SDRAM for notebook computers, SO-DIMMs, have 200 pins, which is similar number of pins as DDR2 SO-DIMMs.
These two specifications are notched very similarly and care should be taken during insertion if unsure of a correct match. Most DDR SDRAM operates at a voltage of 2.5 V, compared to 3.3 V for SDRAM. This may considerably cut back energy consumption. JEDEC Customary No. 21-C defines three doable operating voltages for 184 pin DDR, as identified by the key notch place relative to its centreline. Web page 4.5.10-7 defines 2.5V (left), 1.8V (centre), TBD (proper), while web page 4.20.5-40 nominates 3.3V for the precise notch position. The orientation of the module for figuring out the important thing notch place is with fifty two contact positions to the left and 40 contact positions to the precise. Growing the working voltage slightly can enhance maximum pace however at the cost of upper power dissipation and heating, and at the danger of malfunctioning or damage. Module and chip characteristics are inherently linked. Complete module capacity is a product of 1 chip's capacity and the number of chips.