DAQ

PCI-DIO-96/PXI-6508/PCI-6503 User Manual

96-Bit and 24-Bit Parallel Digital I/O Interface for PCI, PXI, and CompactPCI



Worldwide Technical Support and Product Information

ni.com

National Instruments Corporate Headquarters

11500 North Mopac Expressway Austin, Texas 78759-3504 USA Tel: 512 683 0100

Worldwide Offices

Australia 1800 300 800, Austria 43 0 662 45 79 90 0, Belgium 32 0 2 757 00 20, Brazil 55 11 3262 3599, Canada 800 433 3488, China 86 21 6555 7838, Czech Republic 420 224 235 774, Denmark 45 45 76 26 00, Finland 385 0 9 725 725 11, France 33 0 1 48 14 24 24, Germany 49 0 89 741 31 30, India 91 80 41190000, Israel 972 0 3 6393737, Italy 39 02 413091, Japan 81 3 5472 2970, Korea 82 02 3451 3400, Lebanon 961 0 1 33 28 28, Malaysia 1800 887710, Mexico 01 800 010 0793, Netherlands 31 0 348 433 466, New Zealand 0800 553 322, Norway 47 0 66 90 76 60, Poland 48 22 3390150, Portugal 351 210 311 210, Russia 7 095 783 68 51, Singapore 1800 226 5886, Slovenia 386 3 425 4200, South Africa 27 0 11 805 8197, Spain 34 91 640 0085, Sweden 46 0 8 587 895 00, Switzerland 41 56 200 51 51, Taiwan 886 02 2377 2222, Thailand 662 278 6777, United Kingdom 44 0 1635 523545

For further support information, refer to the *Technical Support and Professional Services* appendix. To comment on National Instruments documentation, refer to the National Instruments Web site at ni.com/info and enter the info code feedback.

© 1996–2006 National Instruments Corporation. All rights reserved.

Warranty

The PCI-DIO-96, PXI-6508, and PCI-6503 are warranted against defects in materials and workmanship for a period of one year from the date of shipment, as evidenced by receipts or other documentation. National Instruments will, at its option, repair or replace equipment that proves to be defective during the warranty period. This warranty includes parts and labor.

The media on which you receive National Instruments software are warranted not to fail to execute programming instructions, due to defects in materials and workmanship, for a period of 90 days from date of shipment, as evidenced by receipts or other documentation. National Instruments will, at its option, repair or replace software media that do not execute programming instructions if National Instruments receives notice of such defects during the warranty period. National Instruments does not warrant that the operation of the software shall be uninterrupted or error free.

A Return Material Authorization (RMA) number must be obtained from the factory and clearly marked on the outside of the package before any equipment will be accepted for warranty work. National Instruments will pay the shipping costs of returning to the owner parts which are covered by warranty.

National Instruments believes that the information in this document is accurate. The document has been carefully reviewed for technical accuracy. In the event that technical or typographical errors exist, National Instruments reserves the right to make changes to subsequent editions of this document without prior notice to holders of this edition. The reader should consult National Instruments if errors are suspected. In no event shall National Instruments be liable for any damages arising out of or related to this document or the information contained in it.

EXCEPT AS SPECIFIED HEREIN, NATIONAL INSTRUMENTS MAKES NO WARRANTIES, EXPRESS OR IMPLIED, AND SPECIFICALLY DISCLAIMS ANY WARRANTY OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE. CUSTOMER'S RIGHT TO RECOVER DAMAGES CAUSED BY FAULT OR NEGLIGENCE ON THE PART OF NATIONAL INSTRUMENTS SHALL BE LIMITED TO THE AMOUNT THREETOFORE PAID BY THE CUSTOMER. NATIONAL INSTRUMENTS WILL NOT BE LIABLE FOR DAMAGES RESULTING FROM LOSS OF DATA, PROFITS, USE OF PRODUCTS, OR INCIDENTAL OR CONSEQUENTIAL DAMAGES, EVEN IF ADVISED OF THE POSSIBILITY THEREOF. This limitation of the liability of National Instruments will apply regardless of the form of action, whether in contract or tort, including negligence. Any action against National Instruments must be brought within one year after the cause of action accrues. National Instruments shall not be liable for any delay in performance due to causes beyond its reasonable control. The warranty provided herein does not cover damages, defects, malfunctions, or service failures caused by owner's failure to follow the National Instruments installation, operation, or maintenance instructions; owner's modification of the product; owner's abuse, misuse, or negligent acts; and power failure or surges, fire, flood, accident, actions of third parties, or other events outside reasonable control.

Copyright

Under the copyright laws, this publication may not be reproduced or transmitted in any form, electronic or mechanical, including photocopying, recording, storing in an information retrieval system, or translating, in whole or in part, without the prior written consent of National Instruments Corporation.

National Instruments respects the intellectual property of others, and we ask our users to do the same. NI software is protected by copyright and other intellectual property laws. Where NI software may be used to reproduce software or other materials belonging to others, you may use NI software only to reproduce materials that you may reproduce in accordance with the terms of any applicable license or other legal restriction.

Trademarks

National Instruments, NI, ni.com, and LabVIEW are trademarks of National Instruments Corporation. Refer to the *Terms of Use* section on ni.com/legal for more information about National Instruments trademarks.

Other product and company names mentioned herein are trademarks or trade names of their respective companies.

Members of the National Instruments Alliance Partner Program are business entities independent from National Instruments and have no agency, partnership, or joint-venture relationship with National Instruments.

Patents

For patents covering National Instruments products, refer to the appropriate location: Help»Patents in your software, the patents.txt file on your CD, or ni.com/patents.

WARNING REGARDING USE OF NATIONAL INSTRUMENTS PRODUCTS

(1) NATIONAL INSTRUMENTS PRODUCTS ARE NOT DESIGNED WITH COMPONENTS AND TESTING FOR A LEVEL OF RELIABILITY SUITABLE FOR USE IN OR IN CONNECTION WITH SURGICAL IMPLANTS OR AS CRITICAL COMPONENTS IN ANY LIFE SUPPORT SYSTEMS WHOSE FAILURE TO PERFORM CAN REASONABLY BE EXPECTED TO CAUSE SIGNIFICANT INJURY TO A HUMAN.

(2) IN ANY APPLICATION, INCLUDING THE ABOVE, RELIABILITY OF OPERATION OF THE SOFTWARE PRODUCTS CAN BE IMPAIRED BY ADVERSE FACTORS, INCLUDING BUT NOT LIMITED TO FLUCTUATIONS IN ELECTRICAL POWER SUPPLY, COMPUTER HARDWARE MALFUNCTIONS, COMPUTER OPERATING SYSTEM SOFTWARE FITNESS, FITNESS OF COMPILERS AND DEVELOPMENT SOFTWARE USED TO DEVELOP AN APPLICATION, INSTALLATION ERRORS, SOFTWARE AND HARDWARE COMPATIBILITY PROBLEMS, MALFUNCTIONS OR FAILURES OF ELECTRONIC MONITORING OR CONTROL DEVICES, TRANSIENT FAILURES OF ELECTRONIC SYSTEMS (HARDWARE AND/OR SOFTWARE), UNANTICIPATED USES OR MISUSES, OR ERRORS ON THE PART OF THE USER OR APPLICATIONS DESIGNER (ADVERSE FACTORS SUCH AS THESE ARE HEREAFTER COLLECTIVELY TERMED "SYSTEM FAILURES"). ANY APPLICATION WHERE A SYSTEM FAILURE WOULD CREATE A RISK OF HARM TO PROPERTY OR PERSONS (INCLUDING THE RISK OF BODILY INJURY AND DEATH) SHOULD NOT BE RELIANT SOLELY UPON ONE FORM OF ELECTRONIC SYSTEM DUE TO THE RISK OF SYSTEM FAILURE. TO AVOID DAMAGE, INJURY, OR DEATH, THE USER OR APPLICATION DESIGNER MUST TAKE REASONABLY PRUDENT STEPS TO PROTECT AGAINST SYSTEM FAILURES; INCLUDING BUT NOT LIMITED TO BACK-UP OR SHUT DOWN MECHANISMS. BECAUSE EACH END-USER OR APPLICATION DESIGNER MAY USE NATIONAL INSTRUMENTS TESTING PLATFORMS AND BECAUSE A USER OR APPLICATION DESIGNER MAY USE NATIONAL INSTRUMENTS, THE USER OR APPLICATION DESIGNER IS ULTIMATELY RESPONSIBLE FOR VERIFYING AND VALIDATING THE SUITABILITY OF NATIONAL INSTRUMENTS PRODUCTS IN A MANNER NOT EVALUATED OR CONTEMPLATED BY NATIONAL INSTRUMENTS, THE USER OR APPLICATION DESIGNER IS ULTIMATELY RESPONSIBLE FOR VERIFYING AND VALIDATING THE SUITABILITY OF NATIONAL INSTRUMENTS PRODUCTS WHENEVER NATIONAL INSTRUMENTS PRODUCTS ARE INCORPORATED IN A SYSTEM OR APPLICATION DESIGNER IS ULTIMATELY RESPONSIBLE FOR VERIFYING AND VALIDATING THE SUITABILITY OF NATIONAL INSTRUMENTS PRODUCTS WHENEVER NATIONAL INSTRUMENTS PRODUCTS ARE INCORPORATED IN A SYSTEM OR APPLICATION, INCLUDING, WITHOUT LIMITATION, THE APPROPRIATE DESIGN, PROCESS AND SAFETY LEVEL OF SU

About This Manual

Conventions	ix
Related Documentation	x

Chapter 1 Introduction

About Your Board	1-1
Using PXI with CompactPCI	1-2
What You Need to Get Started	1-2
Installing NI-DAQ	1-2
Installing Other Software	1-3
Optional Equipment	1-3
Custom Cabling	1-3
Unpacking	1-4

Chapter 2 Installation and Configuration

Software Installation	2-1
Hardware Installation	2-1
Installing the PCI-DIO-96 or PCI-6503	2-1
Installing the PXI-6508	2-2
Board Configuration	

Chapter 3 Signal Connections

I/O Connector (PCI-DIO-96, PXI-6508)	3-1
I/O Connector Pin Assignments	3-1
Cable Assembly Connectors	3-3
I/O Connector Signal Descriptions	3-4
I/O Connector (PCI-6503)	3-5
PCI-6503 I/O Connector Pin Descriptions	3-6
Port C Pin Assignments	3-7
Digital I/O Signal Connections	3-8
Power Connections	
Digital I/O Power-up State Selection	
High DIO Power-up State	
Low DIO Power-up State (PXI-6508, PCI-6503 Only)	

Chapter 4 Theory of Operation

Functional Overview	
PCI Interface Circuitry	
82C55A Programmable Peripheral Interface	
Timing Specifications	
Mode 1 Input Timing	
Mode 1 Output Timing	
Mode 2 Bidirectional Timing	

Appendix A Specifications

Appendix B Register-Level Programming

82C53 Programmable Interval Timer (PCI-DIO-96, PXI-6508 Only)	B-2
Interrupt Control Circuitry	B-2
Register Map and Description	B-3
Introduction	B-4
Register Map	B-4
Register Descriptions	B-6
Register Description Format	B-6
Register Description for the 82C55A	B-6
Register Description for the 82C53 (PCI-DIO-96,	
PXI-6508 Only)	B-8
Register Description for the Interrupt Control Registers	B-9
Interrupt Control Register 1	B-10
Interrupt Control Register 2	B-12
Interrupt Clear Register (PCI-DIO-96, PXI-6508 Only)	B-13
Programming	B-13
PCI Local Bus	B-13
Programming Examples	B- 14
PCI Initialization	B-14
Programming Considerations for the 82C55A	B-16
Modes of Operation	B-16
Mode 0–Basic I/O	B-17
Mode 1–Strobed Input	B-18
Port C Status-Word Bit Definitions for Input (Ports A and B)	B-20
Mode 1–Strobed Output	B- 21
Port C Status-Word Bit Definitions for Output (Ports A and B)	B-23

Mode 2-Bidirectional Bus	B-24
Port C Status-Word Bit Definitions for Bidirectional Data Path	
(Port A Only)	B-26
Interrupt Handling	B-27
Interrupt Programming Examples for the 82C55A	B-28
Programming Considerations for the 82C53	B-29
General Information	B-29
Interrupt Programming Example	B-30

Appendix C MSM82C55A Data Sheet

Appendix D MSM82C53 Data Sheet

Appendix E Technical Support and Professional Services

Glossary

Index

Figures

Figure 3-1.	PCI-DIO-96 and PXI-6508 Connector Pin Assignments	.3-2
Figure 3-2.	Cable-Assembly Connector Pinout for the R1005050 Ribbon Cable	
	(PCI-DIO-96 and PXI-6508)	.3-3
Figure 3-3.	PCI-6503 I/O Connector Pin Assignments	.3-6
Figure 3-4.	Digital I/O Connections Block Diagram	.3-9
Figure 3-5.	DIO Channel Configured for High DIO Power-up State	
	with External Load	.3-11
Figure 3-6.	DIO Channel Configured for Low DIO Power-up State	
	with External Load	.3-12
Figure 4-1.	PCI-DIO-96/PXI-6508 Block Diagram	.4-2
Figure 4-2.	Timing Specifications for Mode 1 Input Transfer	.4-5
Figure 4-3.	Timing Specifications for Mode 1 Output Transfer	
Figure 4-4.	Timing Specifications for Mode 2 Bidirectional Transfer	.4-7

Figure B-1.	Interrupt Control Circuitry Block Diagram	B-3
Figure B-2.	Control Word Formats for the 82C55A	B-7
Figure B-3.	Control Word Format for the 82C53	B-9
Figure B-4.	Control Word to Configure Port A for Mode 1 Input	B-18
Figure B-5.	Control Word to Configure Port B for Mode 1 Input	B-19
Figure B-6.	Port C Pin Assignments on I/O Connector when Port C	
C	Configured for Mode 1 Input	B-21
Figure B-7.	Control Word to Configure Port A for Mode 1 Output	
Figure B-8.	Control Word to Configure Port B for Mode 1 Output	
Figure B-9.	Port C Pin Assignments on I/O Connector when Port C	
C	Configured for Mode 1 Output	B-24
Figure B-10.	Control Word to Configure Port A as Mode 2 Bidirectional	
0	Data Bus	B-25
Figure B-11.	Port C Pin Assignments on I/O Connector when Port C is	
0	Configured for Mode 2	B-27

Tables

Table 3-1.	Signal Descriptions for PCI-DIO-96 and PXI-6508	
	I/O Connectors	3-4
Table 3-2.	PCI-6503 Signal Descriptions	3-7
Table 3-3.	Port C Signal Assignments	3-8
Table 4-1.	Signal Names Used in Timing Diagrams	4-4
Table B-1.	Register Address Map	B-4
Table B-2.	Port C Set/Reset Control Words	B-8
Table B-3.	Common Programming Example Terms	B -14
Table B-4.	Mode 0 I/O Configurations	B-17

This manual describes the electrical and mechanical aspects of the PCI-DIO-96, PXI-6508, and PCI-6503 and contains information concerning their installation, operation, and programming. The PCI-DIO-96 and PCI-6503 are members of the National Instruments PCI Series of expansion boards for PCI bus computers. The PXI-6508 is a member of the National Instruments PXI family of expansion boards for PXI and CompactPCI chassis. These boards are designed for high-performance data acquisition and control for applications in laboratory testing, production testing, and industrial process monitoring and control.

Conventions

	The following conventions are used in this manual:
<>	Angle brackets that contain numbers separated by an ellipsis represent a range of values associated with a bit or signal name—for example, AO <30>.
»	The » symbol leads you through nested menu items and dialog box options to a final action. The sequence File » Page Setup » Options directs you to pull down the File menu, select the Page Setup item, and select Options from the last dialog box.
	This icon to the left of bold italicized text denotes a note, which alerts you to important information.
À	This icon to the left of bold italicized text denotes a caution, which advises you of precautions to take to avoid injury, data loss, or a system crash.
bold	Bold text denotes items that you must select or click in the software, such as menu items and dialog box options. Bold text also denotes parameter names.
italic	Italic text denotes variables, emphasis, a cross-reference, or an introduction to a key concept. Italic text also denotes text that is a placeholder for a word or value that you must supply.

monospace	Text in this font denotes text or characters that you should enter from the keyboard, sections of code, programming examples, and syntax examples. This font is also used for the proper names of disk drives, paths, directories, programs, subprograms, subroutines, device names, functions, operations, variables, filenames, and extensions.
PC	PC refers to all IBM PC compatible computers with PCI bus, unless otherwise noted.
PPI x	PPI <i>x</i> , where the <i>x</i> is replaced by A, B, C, or D, refers to one of the four programmable peripheral interface (PPI) chips on the PCI-DIO-96 or PXI-6508. The PCI-6503 contains only one PPI, PPI A.
SCXI	SCXI stands for Signal Conditioning eXtensions for Instrumentation and is a National Instruments product line designed to perform front-end signal conditioning for National Instruments plug-in DAQ boards.
Your DIO board	Your DIO board refers to either the PCI-DIO-96, PXI-6508, or PCI-6503 board.

Related Documentation

The following National Instruments document contains information that you may find helpful as you read this manual.

- *Field Wiring and Noise Considerations for Analog Signals*—To access this document, go to ni.com/info and enter the info code rdfwin.
- PCI Local Bus Specification, Revision 2.1
- National Instruments PXI Specification, Revision 1.0
- PICMG 2.0 R2.1 CompactPCI
- Software documentation—Examples of software documentation you may have are the LabVIEW or LabWindows[™]/CVI[™] documentation sets and the NI-DAQmx or Traditional NI-DAQ (Legacy) documentation. After you set up your hardware system, use either the application software or the NI-DAQ documentation to help you write your application. If you have a large and complicated system, it is worthwhile to look through the software documentation before you configure your hardware.
- Accessory installation guides or manuals—If you are using accessory products, read the terminal block and cable assembly installation guides or accessory board user manuals. They explain how to physically connect the relevant pieces of the system. Consult these guides when you are making your connections.

Introduction

This chapter describes the PCI-DIO-96, PXI-6508, and PCI-6503; lists what you need to get started, software programming choices, and optional equipment; describes custom cabling options; and explains how to unpack your board.

About Your Board

Thank you for purchasing a National Instruments PCI-DIO-96, PXI-6508, or PCI-6503 board. The PCI-DIO-96 is a 96-bit, parallel, digital I/O interface for PCI bus computers. The PXI-6508 is a 96-bit, parallel, digital I/O interface for PXI and CompactPCI chassis. The PCI-6503 is a 24-bit, parallel, digital I/O interface for PCI bus computers.

Four 82C55A programmable peripheral interface (PPI) chips control the 96 bits of TTL-compatible digital I/O on the PCI-DIO-96 or PXI-6508. On the PCI-6503, one 82C55A PPI controls the 24 bits of TTL-compatible digital I/O. The 82C55A PPI chips can operate in unidirectional mode, bidirectional mode, or handshaking mode and can generate interrupt requests to your computer. The digital I/O lines are all accessible through a 100-pin female connector on the PCI-DIO-96 or PXI-6508 and a 50-pin male connector on the PCI-6503.

Your DIO board is a completely switchless and jumperless DAQ board. All resource allocation is completed automatically at startup, so you will not need to set interrupt levels or base addresses.

With your DIO board, you can use your computer as a digital I/O system controller for laboratory testing, production testing, and industrial process monitoring and control.

Detailed PCI-DIO-96, PXI-6508, and PCI-6503 specifications are in Appendix A, *Specifications*.

Using PXI with CompactPCI

Using PXI-compatible products with standard CompactPCI products is an important feature provided by the *PXI Specification*, Revision 1.0. If you use a PXI-compatible plug-in device in a standard CompactPCI chassis you can use the basic plug-in device functions, but the PXI-specific functions will be unavailable.

The CompactPCI specification permits vendors to develop sub-buses that coexist with the basic PCI interface on the CompactPCI bus. Compatible operation is not guaranteed between CompactPCI devices with different sub-buses nor between CompactPCI devices with sub-buses and PXI. The standard implementation for CompactPCI does not include these sub-buses. Your PXI-6508 device works in any standard CompactPCI chassis adhering to the *PICMG 2.0 R2.1 CompactPCI* core specification.

What You Need to Get Started

To set up and use your PCI-DIO-96/PXI-6508/PCI-6503 board, you will need the following:

- □ PCI-DIO-96, PXI-6508, or PCI-6503 board
- PCI-DIO-96/PXI-6508/PCI-6503 User Manual
- One of the following software packages and documentation:
 - LabVIEW
 - LabWindows/CVI
 - NI-DAQmx
 - Traditional NI-DAQ (Legacy)
 - Measurement Studio
- □ Your computer, or PXI or CompactPCI chassis and controller

Installing NI-DAQ

The DAQ Getting Started Guide, which you can download at ni.com/manuals, offers NI-DAQ users step-by-step instructions for installing software and hardware, configuring channels and tasks, and getting started developing an application.

Installing Other Software

If you are using other software, refer to the installation instructions that accompany your software.

Optional Equipment

National Instruments offers a variety of products to use with your DIO board, including cables, connector blocks, and other accessories, as follows:

- Cables and cable assemblies
- Connector blocks, 50-pin screw terminals
- SCXI modules and accessories for isolating, amplifying, exciting, and multiplexing signals for relays and analog output. With SCXI you can condition and acquire up to 3,072 channels.
- Low channel count signal conditioning modules, boards, and accessories, including conditioning for strain gauges and RTDs, simultaneous sample and hold, and relays

For more information about optional equipment available from National Instruments, visit ni.com.

Custom Cabling

National Instruments offers cables and accessories for you to prototype your application or to use if you frequently change board interconnections.

If you want to develop your own cable, the mating connector for the PCI-DIO-96 and PXI-6508 is a 100-position, right-angle receptacle without board locks. Recommended manufacturer part numbers for this mating connector are as follows:

- AMP Corporation (part number 749879-9)
- Honda Corporation (part number PCS-XE100LFD-HS)

The mating connector for the PCI-6503 is a 50-position, polarized ribbon socket connector with strain relief. National Instruments uses a polarized (keyed) connector to prevent inadvertent upside-down connections. Recommended manufacturer part numbers for this mating connector are as follows:

- Electronic Products Division/3M (part number 3425-7650)
- T&B/Ansley Corporation (part number 622-5041)

Unpacking

Your DIO board is shipped in an antistatic package to prevent electrostatic damage to the board. Electrostatic discharge can damage several components on the board. To avoid such damage in handling the board, take the following precautions:

- Ground yourself via a grounding strap or by holding a grounded object.
- Touch the antistatic package to a metal part of your computer chassis before removing the board from the package.
- Remove the board from the package and inspect the board for loose components or any other sign of damage. Notify National Instruments if the board appears damaged in any way. Do *not* install a damaged board into your computer.
- *Never* touch the exposed pins of connectors.



Installation and Configuration

This chapter describes how to install and configure your PCI-DIO-96, PXI-6508, or PCI-6503 board.

Software Installation

Install your software before you install your DIO board. Refer to the appropriate release notes indicated below for specific instructions on the software installation sequence.

If you are using NI-DAQ, refer to your NI-DAQ release notes. Find the installation section for your operating system and follow the instructions given there.

If you are using LabVIEW, LabWindows/CVI, or other National Instruments application software packages, refer to the appropriate release notes. After you have installed your application software, refer to your NI-DAQ release notes and follow the instructions given there for your operating system and application software package.

If you are a register-level programmer, refer to Appendix B, *Register-Level Programming*, of this manual.

Hardware Installation

The following sections contain general installation instructions for each device. Consult your computer or chassis user manual or technical reference manual for specific instructions about installing new devices in your computer or chassis.

Installing the PCI-DIO-96 or PCI-6503

To install a PCI-DIO-96 or PCI-6503 in any available 5 V PCI expansion slot in your computer, complete the following steps:

- 1. Turn off and unplug your computer.
- 2. Remove the top cover or access port to the expansion slots.

- 3. Remove the expansion slot cover on the back panel of the computer.
- 4. Touch the metal part inside your computer to discharge any static electricity that might be on your clothes or body.
- 5. Insert the PCI-DIO-96 or PCI-6503 in a 5 V PCI slot. It may be a tight fit, but do *not* force the device into place.
- 6. Screw the mounting bracket of the PCI-DIO-96 or PCI-6503 to the back panel rail of the computer.
- 7. Visually verify the installation.
- 8. Replace the top cover of your computer.
- 9. Plug in and turn on your computer.

Installing the PXI-6508

To install a PXI-6508 in any available 5 V peripheral slot in your PXI or CompactPCI chassis, complete the following steps:

- 1. Turn off and unplug your PXI or CompactPCI chassis.
- 2. Choose an unused PXI or CompactPCI 5 V peripheral slot.
- 3. Remove the filler panel for the peripheral slot you have chosen.
- 4. Touch a metal part of your chassis to discharge any static electricity that might be on your clothes or body.
- 5. Insert the PXI-6508 in the selected 5 V slot. Use the injector/ejector handle to fully inject the device into place.
- 6. Screw the front panel of the PXI-6508 to the front panel mounting rails of the PXI or CompactPCI chassis.
- 7. Visually verify the installation.
- 8. Plug in and turn on the PXI or CompactPCI chassis.

Board Configuration

Your DIO board is completely software configurable. The PCI-DIO-96 and PCI-6503 are fully compliant with the *PCI Local Bus Specification*, Revision 2.1, and the PXI-6508 is fully compliant with the *PXI Specification*, Revision 1.0. Therefore, all board resources are automatically allocated by the PCI system, including the base address and interrupt level. The base address of the board is mapped into PCI memory space. You do not need to perform any configuration steps after the system powers up.

Signal Connections

This chapter describes how to make input and output signal connections to your PCI-DIO-96, PXI-6508, and PCI-6503 via the board I/O connector.



Caution Connections that exceed any of the maximum ratings of input or output signals on your DIO board can damage the board and your computer. The description of each signal in this chapter includes information about maximum input ratings. National Instruments is *not* liable for any damages resulting from signal connections that exceed these maximum ratings.



Note For information on adding signal conditioning into your applications and National Instruments signal conditioning devices, go to ni.com/signalconditioning.

I/O Connector (PCI-DIO-96, PXI-6508)

The I/O connector for the PCI-DIO-96 and PXI-6508 has 100 pins that you can connect to 50-pin accessories with the R1005050 cable.

I/O Connector Pin Assignments

Figure 3-1 shows the pin assignments for the PCI-DIO-96 and PXI-6508 digital I/O connector.


	\frown	
		GND
GND	100 50	
+5 V	99 49	+5 V
DPAO	98 48	BPAO
CPA0	97 47	APA0
DPA1	96 46	BPA1
CPA1	95 45	APA1
DPA2	94 44	BPA2
CPA2	93 43	APA2
DPA3	92 42	BPA3
CPA3	91 41	APA3
DPA4	90 40	BPA4
CPA4	89 39	APA4
DPA5	88 38	BPA5
CPA5	87 37	APA5
DPA6	86 36	BPA6
CPA6	85 35	APA6
DPA7	84 34	BPA7
CPA7	83 33	APA7
DPB0	82 32	BPB0
CPB0	81 31	APB0
DPB1	80 30	BPB1
CPB1	79 29	APB1
DPB2	78 28	BPB2
CPB2	77 27	APB2
DPB3	76 26	BPB3
CPB3	75 25	APB3
DPB4	74 24	BPB4
CPB4	73 23	APB4
DPB5	72 22	BPB5
CPB5	71 21	APB5
DPB6	70 20	BPB6
CPB6	69 19	APB6
DPB7	68 18	BPB7
CPB7	67 17	APB7
DPC0	66 16	BPCO
CPC0	65 15	APC0
DPC1	64 14	BPC1
CPC1	63 13	APC1
DPC2	62 12	BPC2
CPC2	61 11	APC2
DPC3	60 10	BPC3
CPC3	59 9	APC3
DPC4	58 8	BPC4
CPC4	57 7	APC4
DPC5	56 6	BPC5
CPC5	55 5	APC5
DPC6	54 4	BPC6
CPC6	53 3	APC6
DPC7	52 2	BPC7
CPC7	51 1	APC7
(
		/

Figure 3-1. PCI-DIO-96 and PXI-6508 Connector Pin Assignments

Cable Assembly Connectors

The optional R1005050 cable assembly you can use with the PCI-DIO-96 or PXI-6058 is an assembly of two 50-pin cables and three connectors. Both cables are joined to a single connector on one end and to individual connectors on the free ends. The 100-pin connector that joins the two cables plugs into the I/O connector of the PCI-DIO-96 and PXI-6508. The other two connectors are 50-pin connectors, one of which is connected to pins 1 through 50 and the other connected to pins 51 through 100 of the PCI-DIO-96 and PXI-6508 connector. Figure 3-2 shows the pin assignments for each of the 50-pin connectors on the cable assembly.

Po	sitior	าร 1–	-50	Posi	tions	51–	100
APC7	1	2	BPC7	CPC7	1	2	DPC7
APC6	3	4	BPC6	CPC6	3	4	DPC6
APC5	5	6	BPC5	CPC5	5	6	DPC5
APC4	7	8	BPC4	CPC4	7	8	DPC4
APC3	9	10	BPC3	CPC3	9	10	DPC3
APC2	11	12	BPC2	CPC2	11	12	DPC2
APC1	13	14	BPC1	CPC1	13	14	DPC1
APC0	15	16	BPC0	CPC0	15	16	DPC0
APB7	17	18	BPB7	CPB7	17	18	DPB7
APB6	19	20	BPB6	CPB6	19	20	DPB6
APB5	21	22	BPB5	CPB5	21	22	DPB5
APB4	23	24	BPB4	CPB4	23	24	DPB4
APB3	25	26	BPB3	CPB3	25	26	DPB3
APB2	27	28	BPB2	CPB2	27	28	DPB2
APB1	29	30	BPB1	CPB1	29	30	DPB1
APB0	31	32	BPB0	CPB0	31	32	DPB0
APA7	33	34	BPA7	CPA7	33	34	DPA7
APA6	35	36	BPA6	CPA6	35	36	DPA6
APA5	37	38	BPA5	CPA5	37	38	DPA5
APA4	39	40	BPA4	CPA4	39	40	DPA4
APA3	41	42	BPA3	CPA3	41	42	DPA3
APA2	43	44	BPA2	CPA2	43	44	DPA2
APA1	45	46	BPA1	CPA1	45	46	DPA1
APA0	47	48	BPA0	CPA0	47	48	DPA0
+5 V	49	50	GND	+5 V	49	50	GND



I/O Connector Signal Descriptions

Table 3-1 lists the signal descriptions for the PCI-DIO-96 and PXI-6508 I/O connector pins.

Pin	Signal Name	Alternate Port ID*	Description
1, 3, 5, 7, 9, 11, 13, 15	APC<70>	2	Bidirectional data lines for port C of PPI A—APC7 is the MSB, APC0 is the LSB.
2, 4, 6, 8, 10, 12, 14, 16	BPC<70>	5	Bidirectional data lines for port C of PPI B—BPC7 is the MSB, BPC0 is the LSB.
17, 19, 21, 23, 25, 27, 29, 31	APB<70>	1	Bidirectional data lines for port B of PPI A—APB7 is the MSB, APB0 is the LSB.
18, 20, 22, 24, 26, 28, 30, 32	BPB<70>	4	Bidirectional data lines for port B of PPI B—BPB7 is the MSB, BPB0 is the LSB.
33, 35, 37, 39, 41, 43, 45, 47	APA<70>	0	Bidirectional data lines for port A of PPI A—APA7 is the MSB, APA0 is the LSB.
34, 36, 38, 40, 42, 44, 46, 48	BPA<70>	3	Bidirectional data lines for port A of PPI B—BPA7 is the MSB, BPA0 is the LSB.
49, 99	+5 V supply		+5 Volts—These pins are fused for up to 1 A total of +4.65 to +5.25 V.
50, 100	GND		Ground—These pins are connected to the computer ground signal.
51, 53, 55, 57, 59, 61, 63, 65	CPC<70>	8	Bidirectional data lines for port C of PPI C—CPC7 is the MSB, CPC0 is the LSB.
52, 54, 56, 58, 60, 62, 64, 66	DPC<70>	11	Bidirectional data lines for port C of PPI D—DPC7 is the MSB, DPC0 is the LSB.

Table 3-1. Signal Descriptions for PCI-DIO-96 and PXI-6508 I/O Connectors

Pin	Signal Name	Alternate Port ID*	Description
67, 69, 71, 73, 75, 77, 79, 81	CPB<70>	7	Bidirectional data lines for port B of PPI C—CPB7 is the MSB, CPB0 is the LSB.
68, 70, 72, 74, 76, 78, 80, 82	DPB<70>	10	Bidirectional data lines for port B of PPI D—DPB7 is the MSB, DPB0 is the LSB.
83, 85, 87, 89, 91, 93, 95, 97	CPA<70>	6	Bidirectional data lines for port A of PPI C—CPA7 is the MSB, CPA0 is the LSB.
84, 86, 88, 90, 92, 94, 96, 98	DPA<70>	9	Bidirectional data lines for port A of PPI D—DPA7 is the MSB, DPA0 is the LSB.

Table 3-1. Signal Descriptions for PCI-DIO-96 and PXI-6508 I/O Connectors (Continued)

* This document refers to the ports as A, B, and C and the PPIs (82C55As) as A, B, C, and D. NI-DAQmx, Traditional NI-DAQ (Legacy), and LabVIEW documentation use numbers to identify each port and PPI. For example, this manual uses PPI A port A to refer to port A of the 82C55A identified as PPI A. NI-DAQmx, Traditional NI-DAQ (Legacy), LabWindows/CVI, LabVIEW, or other application software documentation, however, refer to this port as *0*. The Alternate Port ID column shows the correlation between the different port names.

I/O Connector (PCI-6503)

The PCI-6503 has 50 pins that you can connect to 50-pin accessories with the NB1 cable.

PCI-6503 I/O Connector Pin Descriptions

Figure 3-3 shows the pin assignments for the PCI-6503 digital I/O connector using the NB1 ribbon cable.

Figure 3-3. PCI-6503 I/O Connector Pin Assignments

Table 3-2 describes the PCI-6503 signals.

Signal Name	Alternate Port ID*	Description
PC<70>	2	Port C—Bidirectional data lines for port C. PC7 is the MSB, PC0 is the LSB.
PB<70>	1	Port B—Bidirectional data lines for port B. PB7 is the MSB, PB0 is the LSB.
PA<70>	0	Port A—Bidirectional data lines for port B. PA7 is the MSB, PA0 is the LSB.
+5 V	—	+5 Volts—This pin is fused for up to 1 A at +4.65 to 5.25 V.
GND	_	Ground—These signals are connected to the computer ground reference.
	PC<70> PB<70> PA<70> +5 V	Signal Name Port ID* PC<70> 2 PB<70> 1 PA<70> 0 +5 V —

Table 3-2. PCI-6503 Signal Descriptions

*This document refers to the 82C55 ports as A, B, and C. NI-DAQmx, Traditional NI-DAQ (Legacy), and LabVIEW documentation use numbers to identify ports. For example, this manual uses port A to refer to the first port of the 82C55A. NI-DAQmx, Traditional NI-DAQ (Legacy), LabWindows/CVI, LabVIEW, or other application software documentation, however, refer to this port as *0*. The Alternate Port ID column shows the correlation between the different port names.

Port C Pin Assignments

The signals assigned to port C vary depending on how the 82C55A is configured. In mode 0—or no handshaking configuration—port C is configured as two 4-bit I/O ports. In modes 1 and 2—or handshaking configuration—port C is used for status and handshaking signals with any leftover lines available for general-purpose I/O. Table 3-3 summarizes the port C signal assignments for each configuration. You can also use ports A and B in different modes; the table does not show every possible combination. Consult Appendix B, *Register-Level Programming*, for register-level programming information.

M

Note Table 3-3 shows both the port C signal assignments and the terminology correlation between different documentation sources. The 82C55A terminology refers to the different 82C55A configurations as modes whereas NI-DAQmx, Traditional NI-DAQ (Legacy), LabWindows/CVI, and LabVIEW documentation refers to them as handshaking and no handshaking. On the PCI-DIO-96 and PXI-6508, these signal assignments are the same for all four 82C55A PPIs. Refer to Table 3-1 for more information.

Configuration Terminology		Signal Assignments						
National Instruments Software	APC7, BPC7, CPC7, or DPC7	APC6, BPC6, CPC6, or DPC6	APC5, BPC5, CPC5, or DPC5	APC4, BPC4, CPC4, or DPC4	APC3, BPC3, CPC3, or DPC3	APC2, BPC2, CPC2, or DPC2	APC1, BPC1, CPC1, or DPC1	APC0, BPC0, CPC0, or DPC0
No Handshaking	I/O	I/O	I/O	I/O	I/O	I/O	I/O	I/O
Handshaking	I/O	I/O	IBF _A	STB _A *	INTR _A	STB _B *	IBFB _B	INTR _B
Handshaking	OBF _A *	ACK _A *	I/O	I/O	INTR _A	ACK _B *	OBF _B *	INTR _B
Handshaking	OBF _A *	ACK _A *	IBF _A	STB _A *	INTR _A	I/O	I/O	I/O
	National Instruments Software No Handshaking Handshaking	National InstrumentsAPC7, BPC7, CPC7, or DPC7No HandshakingI/OHandshakingI/OHandshakingOBFA*	National InstrumentsAPC7, BPC7, CPC7, or DPC6APC6, BPC6, CPC6, or DPC6No HandshakingI/OI/OHandshakingI/OI/OHandshakingOBFA*ACKA*	National InstrumentsAPC7, BPC7, Or DPC7APC6, BPC6, Or Or DPC6APC5, BPC5, CPC5, Or OPC5No HandshakingI/OI/OHandshakingI/OI/OHandshakingOBFA*ACKA*	National InstrumentsAPC7, BPC7, CPC7, or DPC6APC6, BPC6, CPC6, or DPC6APC5, BPC5, CPC5, or DPC4APC4, BPC4, CPC4, or DPC4No HandshakingI/OI/OI/OI/OHandshakingI/OI/OIBFASTBA*HandshakingOBFA*ACKA*I/OI/O	National InstrumentsAPC7, BPC7, Or Or DPC7APC6, BPC6, Or Or DPC6APC5, BPC5, CPC5, Or DPC3APC4, BPC4, CPC4, Or DPC3APC3, BPC3, CPC3, Or Or DPC3No HandshakingI/OI/OI/OI/OI/OHandshakingI/OI/OI/OI/OI/OHandshakingOBFA*ACKA*I/OI/OI/O	National InstrumentsAPC7, BPC7, Or Or DPC7APC6, BPC6, CPC6, Or DPC6APC5, BPC5, CPC5, Or DPC5APC4, BPC4, CPC4, Or Or DPC4APC3, BPC3, CPC3, Or Or DPC3APC2, BPC2, CPC2, Or Or DPC3No HandshakingI/OI/OI/OI/OI/ONo HandshakingI/OI/OI/OI/OI/OHandshakingOBFA*ACKA*I/OI/OINTRASTBB*	National InstrumentsAPC7, BPC7, or OPC7APC6, BPC6, CPC6, or OPC6APC5, BPC5, CPC5, or OPC7APC4, BPC4, CPC4, Or DPC4APC3, BPC3, CPC3, CPC3, Or DPC2APC1, BPC1, CPC2, Or OP DPC1No HandshakingI/OI/OI/OI/OI/OI/ONo HandshakingI/OI/OI/OI/OI/OI/OHandshakingOBF AACK AI/OI/OI/OINTRASTB BIBFB B

Table 3-3. Port C Signal Assignments

ates that the signal is active low.

Subscripts A and B denote port A or port B handshaking signals.

Digital I/O Signal Connections

Pins 1 through 48 and—on the PCI-DIO-96 and PXI-6508—pins 51 through 98 of the I/O connector are digital I/O signal pins. The following specifications and ratings apply to the digital I/O lines. The maximum input logic high and output logic high voltages assume a V_{cc} supply voltage of 5.0 V.

The absolute maximum voltage rating is -0.5 to +5.5 V with respect to GND. For more information on the digital I/O signal specifications, refer to Appendix A, Specifications.




Figure 3-4 depicts signal connections for three typical digital I/O applications.

Figure 3-4. Digital I/O Connections Block Diagram

In Figure 3-4, port A of one PPI is configured for digital output, and port B is configured for digital input. Digital input applications include receiving TTL signals and sensing external device states such as the state of the switch in Figure 3-4. Digital output applications include sending TTL signals and driving external devices such as the LED shown in Figure 3-4.

<u>/!</u>`

Power Connections

Pin 49 and—on the PCI-DIO-96 and PXI-6508—pin 99 of the I/O connector supply +5 V from the computer power supply via a self-resetting fuse. The fuse resets automatically within a few seconds after the overcurrent condition is removed. These pins are referenced to GND and can be used to power external digital circuitry.

• Power rating 1 A at +4.65 to +5.25 V

Caution Never connect the +5 V power pins directly to ground or to any other voltage source on your DIO board or to any other device. Doing so can damage your DIO board and the computer. National Instruments is *not* liable for damage resulting from such a connection.

Digital I/O Power-up State Selection

The PCI-DIO-96, PXI-6508, and PCI-6503 contain bias resistors that control the state of the digital I/O lines at power up. At power up, each digital I/O line is configured as an input, pulled either high or low by a 100 k Ω bias resistor.

On the PCI-DIO-96, all of the 100 k Ω bias resistors pull up. Therefore, the default power-up state of each line on the PCI-DIO-96 is high.


On the PXI-6508 and PCI-6503, you can select the direction of the 100 k Ω bias resistors. Set jumper W1 to high to configure the resistors as pull-up resistors. Set jumper W1 to low to configure the resistors as pull-down resistors.

You can change individual lines from pulled up to pulled down—or, on the PXI-6508 and PCI-6503, from pulled down to pulled up—by adding your own external resistors. This section describes the procedure.

High DIO Power-up State

If you select the pulled-high mode, each DIO line is pulled to V_{cc} (approximately +5 VDC) with a 100 k Ω resistor. To pull a specific line low, connect between that line and ground a pull-down resistor (R_L) whose value will give you a maximum of 0.4 VDC. The DIO lines provide a maximum of 2.5 mA at 3.7 V in the high state. Using the largest possible resistor ensures that you do not use more current than necessary to perform the pull-down task.

However, ensure the resistor value is not so large that leakage current from the DIO line along with the current from the 100 k Ω pull-up resistor drives the voltage at the resistor above a TTL low level of 0.4 VDC.





Example:

By default, all DIO lines are pulled high at power up. To pull one channel low, complete the following steps:

- 1. Install a load (R_L). Remember that the smaller the resistance, the greater the current consumption and the lower the voltage.
- 2. Using the following formula, calculate the largest possible load to maintain a logic low level of 0.4 V and supply the maximum driving current:

$$V = I * R_L \Longrightarrow R_L = V/I$$
, where:

V = 0.4 V	; Voltage across R _L
$I = 46 \ \mu A + 10 \ \mu A$; 4.6 V across the 100 k Ω pull-up resistor and 10 μ A maximum leakage current (except lines PC0 and PC3)

Therefore:

 $R_L = 7.1 \text{ k}\Omega$; 0.4 V/56 μ A


This resistor value, 7.1 k Ω , provides a maximum of 0.4 V on the DIO line at power up. You can substitute smaller resistor values to lower the voltage or to provide a margin for V_{cc} variations and other factors. However, smaller values draw more current, leaving less drive current for other circuitry connected to this line. The 7.1 k Ω resistor reduces the amount of logic high source current by 0.4 mA with a 2.8 V output.


The maximum leakage current on most lines is $10 \ \mu\text{A}$. The maximum leakage current on the PC(0) and PC(3) lines is $20 \ \mu\text{A}$.

Low DIO Power-up State (PXI-6508, PCI-6503 Only)

If you select pulled-low mode, each DIO line will be pulled to GND (0 VDC) using a 100 k Ω resistor. If you want to pull a specific line high, connect a pull-up resistor that will give you a minimum of 2.8 VDC. The DIO lines are capable of sinking a maximum of 2.5 mA at 0.4 V in the low state. Using the largest possible resistance value ensures that you do not use more current than necessary to perform the pull-up task.

Also, ensure the pull-up resistor value is not so large that leakage current from the DIO line along with the current from the 100 k Ω pull-down resistor brings the voltage at the resistor below a TTL high level of 2.8 VDC.





Example:

Set jumper W1 to low, which means all DIO lines are pulled low at power up. To pull one channel high, complete the following steps:

- 1. Install a load (R_L) . Remember that the smaller the resistance, the greater the current consumption and the higher the voltage.
- 2. Using the following formula, calculate the largest possible load to maintain a logic high level of 2.8 V and supply the maximum sink current:

 $V = I * R_L \Rightarrow R_L = V/I$, where:

5 5	
V = 2.2 V	; Voltage across R _L
$I = 28 \ \mu A + 10 \ \mu A$; 2.8 V across the 100 k Ω pull-up resistor and 10 μ A maximum leakage current (except lines PC0 and PC3)
Therefore:	
$R_L = 5.7 \text{ k}\Omega$; 2.2 V/38 µA

This resistor value, 5.7 k Ω , provides a maximum of 2.8 V on the DIO line at power up. You can substitute smaller resistor values to lower the voltage drop or to provide a margin for V_{CC} variations and other factors. However, smaller values draw more current, leaving less sink current for other circuitry connected to this line. The 5.7 k Ω resistor reduces the amount of a logic low sink current by 0.8 mA with a 0.4 V output.

Theory of Operation

This chapter contains a functional overview of the PCI-DIO-96, PXI-6508, and PCI-6503 and explains the operation of each functional unit.

Functional Overview

The block diagram in Figure 4-1 illustrates the key functional components of your DIO board.




Figure 4-1. PCI-DIO-96/PXI-6508 Block Diagram

PCI Interface Circuitry

Your DIO board uses the PCI MITE ASIC to communicate with the PCI bus. The PCI MITE ASIC was designed by National Instruments specifically for data acquisition. The PCI MITE is fully compliant with *PCI Local Bus Specification*, Revision 2.1.

The base memory address and interrupt level for the board are stored inside the PCI MITE at power on. You do not need to set any switches or jumpers.

82C55A Programmable Peripheral Interface

The 82C55A PPI chip is the heart of your DIO board. The PCI-DIO-96 and PXI-6508 contain four PPIs. The PCI-6503 contains one PPI. Each of these chips has 24 programmable I/O pins that represent three 8-bit ports: PA, PB, and PC. Each port can be programmed as an input or output port. The 82C55A has three modes of operation: simple I/O (mode 0), strobed I/O (mode 1), and bidirectional I/O (mode 2). In modes 1 and 2, the three ports are divided into two groups: group A and group B. Each group has eight data bits, plus control and status bits from port C (PC). Modes 1 and 2 use handshaking signals from the computer to synchronize data transfers. Refer to Appendix B, *Register-Level Programming*, or to Appendix C, *MSM82C55A Data Sheet*, for more detailed information.

Timing Specifications

This section lists the timing specifications for handshaking with your DIO board. The handshaking lines STB* and IBF synchronize input transfers. The handshaking lines OBF* and ACK* synchronize output transfers.

Table 4-1 describes signals appearing in the handshaking diagrams.

Name	Туре	Description
STB*	Input	Strobe Input—A low signal on this handshaking line loads data into the input latch.
IBF	Output	Input Buffer Full—A high signal on this handshaking line indicates that data has been loaded into the input latch. A low signal indicates the board is ready for more data. This is an input acknowledge signal.
ACK*	Input	Acknowledge Input—A low signal on this handshaking line indicates that the data written to the port has been accepted. This signal is a response from the external device indicating that it has received the data from your DIO board.
OBF*	Output	Output Buffer Full—A low signal on this handshaking line indicates that data has been written to the port.
INTR	Output	Interrupt Request—This signal becomes high when the 82C55A requests service during a data transfer. The appropriate interrupt enable bits must be set to generate this signal.
RD*	Internal	Read—This signal is the read signal generated from the control lines of the computer I/O expansion bus.
WR*	Internal	Write—This signal is the write signal generated from the control lines of the computer I/O expansion bus.
DATA	Bidirectional	Data Lines at the Specified Port—For output mode, this signal indicates the availability of data on the data line. For input mode, this signal indicates when the data on the data lines should be valid.

Table 4-1. Signal Names Used in Timing Diagrams

Mode 1 Input Timing




Figure 4-2 shows the timing specifications for an input transfer in mode 1.

Figure 4-2. Timing Specifications for Mode 1 Input Transfer

Mode 1 Output Timing




Figure 4-3 shows the timing specifications for an output transfer in mode 1.

Figure 4-3. Timing Specifications for Mode 1 Output Transfer

Mode 2 Bidirectional Timing

Figure 4-4 shows the timing specifications for bidirectional transfers in mode 2.




Figure 4-4	Timing Specifications for Mode 2 Bidirectional Transfer
1 iyulo 4-4.	mining opecifications for mode 2 Didirectional mansier

Specifications

This appendix lists the specifications for the PCI-DIO-96, PXI-6508, and PCI-6503. These specifications are typical at 25 °C unless otherwise noted.

Digital I/O

Number of channels
PCI-DIO-96 and PXI-6508 96 I/O
PCI-6503
Compatibility TTL
Power on state
PCI-DIO-96 Inputs (high-Z), pulled up through 100 k Ω
PXI-6508, PCI-6503 Inputs (high-Z), pulled up or down through 100 kΩ (jumper selectable)
Handshaking Input, output, or bidirectional
Data transfers Interrupts, programmed I/O

Digital Logic Levels

Input Signals

The maximum input logic high and output logic high voltages assume a V_{cc} supply voltage of 5.0 V. Given a V_{cc} supply voltage of 5.0 V, the absolute maximum voltage rating for each I/O line is -0.5 V to 5.5 V with respect to GND.

Level	Min	Max			
Input logic high voltage	2.2 V	5.3 V			
Input logic low voltage	-0.3 V	0.8 V			
Input high current (V _{in} = 5 V, resistors set to pull-up [*])	—	$10\mu A^\dagger$			
Input high current (V _{in} = 5 V, resistors set to pull-down [*])		75 µA			
Input logic low current ($V_{in} = 0$ V, resistors set to pull-up [*])		-75 μA			
Input logic low current ($V_{in} = 0$ V, resistors set to pull-down [*])		$-10\mu A^\dagger$			
* The PCI-DIO-96 bias resistors are always set to pull-up. On the PXI-6508 and PCI-6503, use jumper W1 to select pull-up or pull-down.					

 † Exception: Lines PC3 and PC0 are 20 $\mu A.$

Output Signals

Pin 49 (at +5 V)1.0 A max

Level	Min	Max
Output logic high voltage ($I_{ol} = -2.5 \text{ mA}$)	3.0 V	5.0 V
Output logic high voltage ($I_{oh} = -4 \text{ mA}$)	2.7 V	5.0 V
Output logic low voltage ($I_{ol} = 2.5 \text{ mA}$)	0 V	0.4 V
Output logic low voltage ($I_{ol} = 4 \text{ mA}$)	0 V	0.5 V

Output current......2.5 mA typ

 $\underline{\wedge}$

Caution Drawing more than the typical 2.5 mA current (<2 k Ω load at 5 V output) can cause serious damage to the device 82C55 PPI. The 82C55 PPI is intended for use as a logic device, and should not be used as current driver for LEDs, SSRs, mechanical relays, and so on, which can have low impedance loads and/or require high current drive. If you require higher current drive, consider using the NI PCI/PXI-6509 5V/TTL 96-line Industrial DIO board with 24 mA current driver, using an NI PCI/PXI-651x high-current drive Industrial DIO board, or using external circuitry such as Darlington Arrays to increase the current drive of digital output lines. For more information about the breakdown levels of your device and for link to the 82C55 data sheets, refer to ni.com/info and enter the info code 82c55.

Transfer Rates

Max with NI-DAQ software 50 kbytes/s

Constant sustainable rate (typ).....1 to 10 kbytes/s

Transfer rates are a function of the speed with which your program reads data from or writes data to the board, and therefore vary with your system, software, and application. The following primary factors control your DIO board transfer rates:

- Computer system performance
- Programming environment (register-level programming or NI-DAQ)
- Programming language and code efficiency
- Execution mode (foreground or background, with background execution typically using interrupts)
- Other operations in progress
- Application

For example, you can obtain higher transfer rates in a handshaking or data-transfer application, requiring an average rate, than in a pattern generation, data acquisition, or waveform generation application, requiring a constant sustainable rate.

The maximum rate shown was obtained using a 233 MHz Pentium computer running Traditional NI-DAQ (Legacy) and LabWindows/CVI software, with interrupt-based execution, and with no other high-speed operations in progress.

Bus Interface

Type Slave

Power Requirement

Power consumption 400 mA at +5 V	/DC (±5%)
----------------------------------	-----------

Power available at I/O connector +4.65 to +5.25 V fused at 1 A

Physical

· · · j · · · · ·		
	Dimensions	
	PCI-DIO-96	$13.7 \times 10.7 \text{ cm} (5.4 \times 4.2 \text{ in.})$
	PXI-6508	$17.5 \times 10.7 \text{ cm} (6.9 \times 4.2 \text{ in.})$
	PCI-6503	$.12.2 \times 9.5$ cm (4.8 × 3.7 in.)
	Weight	
	PCI-DIO-96	101 g (3.6 oz)
	PXI-6508	148 g (5.2 oz)
	PCI-6503	.55 g (1.9 oz)
	I/O connector	
	PCI-DIO-96 and PXI-6508	.100-pin female 0.050 series D-type
	PCI-6503	.50-pin male ribbon-cable connector
Environment		
	If you need to clean the module, wipe it	with a dry towel.
	Operating temperature	0 to 55 °C
	Storage temperature	–20 to 70 °C
	Relative humidity	.5% to 90% noncondensing
	Maximum altitude	2,000 meters
	Pollution Degree	2
	Indoor use only.	
Shock and Vibrati	on	

Functional shock (PXI-6508)MIL-T-28800 E Class 3 (per Section 4.5.5.4.1); half-sine shock pulse, 11 ms duration, 30 g peak, 30 shocks per face

Operational random vibration	
(PXI-6508)	5 to 500 Hz, 0.31 grms, 3 axes

Note Random vibration profiles were developed in accordance with MIL-T-28800E and MIL-STD-810E Method 514. Test levels exceed those recommended in MIL-STD-810E for Category 1 (Basic Transportation, Figures 514.4-1 through 514.4-3).

Safety

N

R

N

The PCI-DIO-96/PXI-6508/PCI-6503 meets the requirements of the following standards of safety for electrical equipment for measurement, control, and laboratory use:

- IEC 61010-1, EN 61010-1
- UL 61010-1
- CAN/CSA-C22.2 No. 61010-1

Note For UL and other safety certifications, refer to the product label, or visit ni.com/certification, search by model number or product line, and click the appropriate link in the Certification column.

Electromagnetic Compatibility

Emissions	EN 55011 Class A at 10 m
	FCC Part 15A above 1 GHz
Immunity	
	Table 1
EMC/EMI	(Class A) Compliant

Note For EMC compliance, operate this device with shielded cabling.

CE Compliance

This product meets the essential requirements of applicable European Directives, as amended for CE marking, as follows:

Low-Voltage Directive (safety)......73/23/EEC

Note Refer to the Declaration of Conformity (DoC) for this product for any additional regulatory compliance information. To obtain the DoC for this product, visit ni.com/certification, search by model number or product line, and click the appropriate link in the Certification column.

B

Register-Level Programming

This appendix describes in detail the address and function of each PCI-DIO-96, PXI-6508, and PCI-6503 register, contains instructions on how to operate DIO board circuitry, and provides examples of the programming steps necessary to execute an operation.



Note Current revisions of the NI PCI-DIO-96 and PXI-6508 no longer support the OKI 82C53 programmable interval timer. If you are using a PCI-DIO-96 revision G or earlier or PXI-6508 revision D or earlier, refer to the information in this appendix and in Appendix D, *MSM82C53 Data Sheet*.



Note If you plan to use a programming software package such as LabVIEW, LabWindows/CVI, NI-DAQmx, or Traditional NI-DAQ (Legacy) with your DIO board, you need not read this appendix.

While it is possible to program your DAQ device at the register level, National Instruments strongly recommends using NI-DAQmx, Traditional NI-DAQ (Legacy), or driver software and application development software such as LabVIEW, Measurement Studio for Visual Studio .NET, or LabWindows/CVI to program your NI PCI-DIO-96, PXI-6508, and PCI-6503 device for improved productivity. NI-DAQmx and Traditional NI-DAQ (Legacy) software provides easier programming with the same flexibility as register-level programming.

NI-DAQmx and Traditional NI-DAQ (Legacy) driver software will not work for your programming needs in some cases, however. For example, if you are programming your 82C53 for hardware-timed interrupts or you are programming your DAQ device in an OS that is unsupported in NI-DAQmx or Traditional NI-DAQ (Legacy), NI-DAQmx Base software could be used as an alternative. If your OS is also unsupported in NI-DAQmx Base, you would then need to program your device using this appendix.

The NI Measurement Hardware Driver Development Kit (MHDDK) provides register-level programming examples and a bus interface for many operating systems. The MHDDK is a good starting point for developing a custom driver. You will also need the register map in this appendix. Note that some advanced functionalities such as interrupts are only covered in the examples in this appendix and not in the MHDDK examples. To access this document, go to ni.com/info and enter the info code mhddk.


82C53 Programmable Interval Timer (PCI-DIO-96, PXI-6508 Only)

The PCI-DIO-96 and PXI-6508 contain an 82C53 programmable interval timer for use by register-level programmers only. The 82C53 programmable interval timer can generate timed interrupt requests to your computer. The 82C53 has three 16-bit counters, which can each be used in one of six different modes. The PCI-DIO-96 and PXI-6508 can use two of the counters to generate interrupt requests; the third counter is not used and is not accessible. Refer to the *Programming Considerations for the* 82C53 section or to Appendix D, *MSM82C53 Data Sheet*, for more detailed information.

Interrupt Control Circuitry

Two software-controlled registers determine which devices, if any, generate interrupts. Each of the 82C55A devices has two interrupt lines, PC3 and PC0, connected to the interrupt circuitry. On the PCI-DIO-96 and PXI-6508, the 82C53 device has two of its three counter outputs connected to the interrupt circuitry. Any of these 10 signals can interrupt the computer if the interrupt circuitry is enabled and the corresponding enable bit is set. Refer to the *Programming Considerations for the 82C53* section for more information. Normally, the handshaking circuitry controls PC3 and PC0 of the 82C55A devices; however, you can configure either of these two lines for input and then use them as external interrupts. An interrupt occurs on the signal line low-to-high transition.

Refer to the *Programming Considerations for the 82C53* section, Appendix C, *MSM82C55A Data Sheet*, or Appendix D, *MSM82C53 Data Sheet*, for more detailed information concerning interrupts.



The block diagram in Figure B-1 illustrates the interrupt control circuitry.

Figure B-1. Interrupt Control Circuitry Block Diagram

Register Map and Description

This section describes in detail the address and function of each PCI-DIO-96, PXI-6508, and PCI-6503 register.

Introduction

The three 8-bit ports of the 82C55A are divided into two groups of 12 signals: group A and group B. One 8-bit control word selects the mode of operation for each group. The group A control bits configure port A (A<7..0>) and the upper 4 bits (nibble) of port C (C<7..4>). The group B control bits configure port B (B<7..0>) and the lower nibble of port C (C<3..0>). These configuration bits are defined in the *Register Description for the 82C55A* section. When differentiation is required between the four 82C55A PPI devices on the PCI-DIO-96 and PXI-6508, they are referenced as PPI A, PPI B, PPI C, and PPI D.

On the PCI-DIO-96 and PXI-6508, the three 16-bit counters of the 82C53 are accessed through individual data ports and controlled by one 8-bit control word. The control word selects how the counter data ports are accessed and what mode the counter uses. The *Register Description for the 82C53 (PCI-DIO-96, PXI-6508 Only)* section contains definitions for these configuration bits.

In addition to the 82C55A and 82C53 devices, there are two registers that select which onboard signals are capable of generating interrupts. There are two interrupt signals from each of the 82C55A devices and two interrupt signals from the 82C53 device. Individual enable bits select which of these 10 signals can generate interrupts. Also, a master enable signal determines whether the board can actually send a request to the computer. The *Register Description for the Interrupt Control Registers* section contains definitions for the configuration bits for these registers.

Register Map

Table B-1 lists the address map for your DIO board. The PCI-DIO-96 and PXI-6508 use all of the registers. The PCI-6503 uses a subset of the registers, as indicated in the table.

Register NameOffset Address (Hex)Size		Size	Туре	Present on the PCI-6503
82C55A Register Group				
PPI A				
PORTA Register	00	8-bit	Read-and-write	Yes
PORTB Register	01	8-bit	Read-and-write	Yes
PORTC Register	02	8-bit	Read-and-write	Yes
Configuration Register	03	8-bit	Write-only	Yes

 Table B-1.
 Register Address Map

Register Name	Offset Address (Hex)	Size	Туре	Present on the PCI-6503
	× /	Size	Турс	1 CI-0505
82C55A Register Group (Contin	ued)	-		
PPI B				
PORTA Register	04	8-bit	Read-and-write	No
PORTB Register	05	8-bit	Read-and-write	No
PORTC Register	06	8-bit	Read-and-write	No
Configuration Register	07	8-bit	Write-only	No
PPI C				
PORTA Register	08	8-bit	Read-and-write	No
PORTB Register	09	8-bit	Read-and-write	No
PORTC Register	0A	8-bit	Read-and-write	No
Configuration Register	0B	8-bit	Write-only	No
PPI D				
PORTA Register	0C	8-bit	Read-and-write	No
PORTB Register	0D	8-bit	Read-and-write	No
PORTC Register	0E	8-bit	Read-and-write	No
Configuration Register	0F	8-bit	Write-only	No
82C53 Register Group				
Counter 0	10	8-bit	Read-and-write	No
Counter 1	11	8-bit	Read-and-write	No
Configuration Register	13	8-bit	Write-only	No
Interrupt Control Register Grou	p	•	•	•
Register 1	14	8-bit	Write-only	Yes
Register 2	15	8-bit	Write-only	Yes
Interrupt Clear Register	16	8-bit	Write-only	No

Table B-1. Register Address Map (Continued)

Register Descriptions

The following sections contain the register descriptions for the devices used on your DIO board. The register description bits labeled with an *X* indicate reserved bits. Always write a 0 to these bits.

Register Description Format

This section discusses each of the DIO board registers in the order shown in Table B-1. Each register group is introduced, followed by a detailed bit description of each register. Individual register descriptions give the address (in hexadecimal), type, data size, and bit map of the register, followed by a description of each bit.

The register bit map shows a diagram of the register with the MSB (bit 7) shown on the left, and the LSB (bit 0) shown on the right. A rectangle with the bit name inside represents each bit.

The bit map for the Interrupt Clear Register states *not applicable, no bits used*. The data is ignored when you write to this register; therefore, any bit pattern is sufficient.

Register Description for the 82C55A

Figure B-2 shows the two control word formats used to completely program the 82C55A. The control word flag (bit 7) determines which control word format is being programmed. When the control word flag is 1, bits 6 through 0 select the I/O characteristics of the 82C55A ports. These bits also select the mode in which the ports are operating; that is, mode 0, mode 1, or mode 2. When the control word flag is 0, bits 3 through 0 select the bit set/reset format of port C.




Figure B-2. Control Word Formats for the 82C55A

Table B-2 shows the control words for setting or resetting each bit in port C. Notice that programming the set/reset option for the bits of port C clears bit 7 of the control word.

Bit Number	Bit Set Control Word	Bit Reset Control Word	Bit Set or Reset in Port C	
0	0xxx0001	0xxx0000	xxxxxxb	
1	0xxx0011	0xxx0010	xxxxxbx	
2	0xxx0101	0xxx0100	xxxxxbxx	
3	0xxx0111	0xxx0110	xxxxbxxx	
4	0xxx1001	0xxx1000	xxxbxxxx	
5	0xxx1011	0xxx1010	xxbxxxxx	
6	0xxx1101	0xxx1100	xbxxxxxx	
7	0xxx1111	0xxx1110	bxxxxxx	

 Table B-2.
 Port C Set/Reset Control Words

Register Description for the 82C53 (PCI-DIO-96, PXI-6508 Only)

Figure B-3 shows the control word format used to program the 82C53. Bits 7 and 6 of the control word select the counter to be programmed. Bits 5 and 4 select the mode by which the count data is written to and read from the selected counter. Bits 3, 2, and 1 select the mode for the selected counter. Bit 0 selects whether the counter counts in binary or BCD format. After writing to the Configuration Register to configure a counter, you can read or write the counter itself eight bits at a time, as controlled by the access mode.




Figure B-3. Control Word Format for the 82C53

Register Description for the Interrupt Control Registers

There are two interrupt control registers on your DIO board. One of these registers has individual enable bits for the two interrupt lines from each of the 82C55A devices. The other register has a master interrupt enable bit and two bits for the timed interrupt circuitry. Of the latter two bits, one bit enables counter interrupts, while the other selects counter 0 or counter 1. This appendix lists the bit maps and signal definitions.

Interrupt Control Register 1

Address:	Base address + 14 (hex)
----------	-------------------------

Type: Write-only

Word Size: 8-bit

Bit Map (PCI-DIO-96/PXI-6508):

7	6	5	4	3	2	1	0
DIRQ1	DIRQ0	CIRQ1	CIRQ0	BIRQ1	BIRQ0	AIRQ1	AIRQ0

Bit Map (PCI-6503):

7	6	5	4	3	2	1	0	
Х	Х	Х	х	Х	Х	AIRQ1	AIRQ0	
Bit	Na	me	Descripti	ion				
7–2	X		Reserved	on the PCI-	6503.			
7	DI	RQ1	PPI D Port B Interrupt Enable Bit—If this bit and the INTEN bit in Interrupt Control Register 2 are both set, PPI D sends an interrupt, INTRB, to the computer. If this bit is cleared, PPI D does not send the interrupt INTRB to the computer, regardless of the setting of INTEN.					
6	DI	RQ0	PPI D Port A Interrupt Enable Bit—If this bit and the INTEN bit in Interrupt Control Register 2 are both set, PPI D sends an interrupt, INTRA, to the computer. If this bit is cleared, PPI D does not send the interrupt INTRA to the computer, regardless of the setting of INTEN.					
5	CI	RQ1	PPI C Port B Interrupt Enable Bit—If this bit and the INTEN bit in Interrupt Control Register 2 are both set PPI C sends an interrupt, INTRB, to the computer. If t bit is cleared, PPI C does not send the interrupt INTRE the computer, regardless of the setting of INTEN.					
4	CI	RQ0	INTEN b PPI C sen bit is clea	it in Interrup ids an interru red, PPI C d	ot Enable Bit ot Control Re upt, INTRA, oes not send ess of the se	egister 2 are to the comp the interrup	both set, outer. If this ot INTRA to	

3	BIRQ1	PPI B Port B Interrupt Enable Bit—If this bit and the INTEN bit in Interrupt Control Register 2 are both set, PPI B sends an interrupt, INTRB, to the computer. If this bit is cleared, PPI B does not send the interrupt INTRB to the computer, regardless of the setting of INTEN.
2	BIRQ0	PPI B Port A Interrupt Enable Bit—If this bit and the INTEN bit in Interrupt Control Register 2 are both set, PPI B sends an interrupt, INTRA, to the computer. If this bit is cleared, PPI B does not send the interrupt INTRA to the computer, regardless of the setting of INTEN.
1	AIRQ1	PPI A Port B Interrupt Enable Bit—If this bit and the INTEN bit in Interrupt Control Register 2 are both set, PPI A sends an interrupt, INTRB, to the computer. If this bit is cleared, PPI A does not send the interrupt INTRB to the computer, regardless of the setting of INTEN.
0	AIRQ0	PPI A Port A Interrupt Enable Bit—If this bit and the INTEN bit in Interrupt Control Register 2 are both set, PPI A sends an interrupt, INTRA, to the computer. If this bit is cleared, PPI A does not send the interrupt INTRA to the computer, regardless of the setting of INTEN.

Interrupt Control Register 2

	Address:		Base add	ess + 15 (hex)						
	Type:		Write-onl	У							
	Word	Size:	8-bit								
	Bit M	ap (PCI-]	DIO-96/PX	(I-6508):							
7		6	5	4	3	2	1	0			
Х		х	Х	Х	Х	INTEN	CTRIRQ	CTR1			
	Bit M	ap (PCI-	6503):								
7		6	5	4	3	2	1	0			
Х		Х	Х	Х	Х	INTEN	х	Х			
	Bit	Na	ime	Description	on						
	7–3	Х		Reserved.							
	2 INTEN		Interrupt Enable Bit—If this bit is set, the DIO board can interrupt the computer. If this bit is cleared, the DIO board cannot generate interrupts to the computer, regardless of the status of the bits in Interrupt Control Register 2.								
	1-0	Х		Reserved	Reserved on the PCI-6503.						
	1	СТ	RIRQ	Counter Interrupt Enable Bit—If this bit is set, the counter outputs can interrupt the computer. If this be cleared, the counter outputs have no effect. To avoid spurious interrupt, keep INTEN low when you set CTRIRQ; that is, set CTRIRQ before setting INTE							
	0 CT		TR 1	Counter Select Bit—If this bit is set, the output from counter 1 of the 82C53 is connected to the interrupt request circuitry. In this mode, counter 0 of the 82C53 acts as a frequency scaler for counter 1, which generates the interrupt. If CTR1 is cleared, the output from counter 0 of the 82C53 is connected to the interrupt request circuitry. In this mode, counter 0 generates the interrupt. For more information, refer to the <i>Interrupt Programming Example</i> section for the 82C53 in this appendix.							

Interrupt Clear Register (PCI-DIO-96, PXI-6508 Only)

The interrupt clear register has no bits associated with it. Use this register to reset the state of the interrupt request signal once the interrupt routine has been entered. To clear the interrupt, perform an 8-bit write to this register address; the data is irrelevant.

Ado	lress:	Base addre	ess + 16 (hex	x)			
Тур	be:	Write-only	1				
Wo	rd Size:	8-bit					
Bit Map:							
7	6	5	4	3	2	1	0
Х	Х	Х	Х	Х	Х	Х	Х
	Bit Name 7–0 X		Description Don't care bit.				

Programming

This section contains instructions on how to operate your DIO board circuitry, and examples of the programming steps necessary to execute an operation. If you are not using NI-DAQ, you must first initialize your board.

Programming your DIO board involves writing to and reading from registers on the board. The *Register Map and Description* section contains a listing of these registers. For additional programming examples, including initialization, refer to the Measurement Hardware Driver Development Kit (MHDDK) examples. To access the MHDDK, go to ni.com/info and enter the info code mhddk.

PCI Local Bus

The PCI-DIO-96, PXI-6508, and PCI-6503 are fully compatible with the *PCI Local Bus Specification*, Revision 2.1, from the PCI Special Interest Group (SIG). The PXI-6508 is fully compliant with the National Instruments *PXI Specification*, Revision 1.0. All three boards use the PCI Local Bus to move data. The PCI Local Bus is a high performance, 32-bit bus with multiplexed address and data lines. The PCI system arbitrates and assigns resources through software, freeing you from manually setting switches and jumpers. Bus-related resources must be configured before you attempt to execute a register-level program. This entails assigning a base address and interrupt channel to your DIO board.

Programming Examples

The programming examples in this section demonstrate the programming steps needed to perform several different operations. The instructions are language independent; that is, they tell you to read or write a given register or to detect if a given bit is set or cleared, without presenting the actual code. The information given is not intended to be used without proper modification in a practical solution.

Before you can implement any of the examples into a real application, you must know the base memory address for your board. To generate and process any interrupts, you must write and install an applicable interrupt service routine.



Note In this appendix, all numbers preceded by 0x are hexadecimal.

Table B-3 contains common terms used in the programming examples.

Term	Definition
Port A	Address of PPI A Port A Register (Base Address + 0x00)
Port B	Address of PPI A Port B Register (Base Address + 0x01)
Port C	Address of PPI A Port C Register (Base Address + 0x02)
8255Cnfg	Address of PPI A Configuration Register (Base Address + 0x03)
Ctr0	Address of 82C53 Counter 0 Register (Base Address + 0x10)
Ctr1	Address of 82C53 Counter 1 Register (Base Address + 0x11)
CntrCnfg	Address of 82C53 Configuration Register (Base Address + 0x13)
IREG1	Address of Interrupt Control Register 1 (Base Address + 0x14)
IREG2	Address of Interrupt Control Register 2 (Base Address + 0x15)
Write (address, data)	Generic function call for a memory space Write of data to address
Read (address)	Generic function call for a memory space Read from address
CWrite (offset, data)	PCI configuration space write of data to PCI configuration space offset

Table B-3. Common Programming Example Terms

PCI Initialization

To program at the register level without NI-DAQmx or Traditional NI-DAQ (Legacy), you must know the PCI-DIO-96 or PXI-6508 base memory address and, if using interrupts, install an interrupt handler. This manual does not discuss writing an interrupt handler. In order for the board to operate properly, you must configure the PCI MITE ASIC. NI-DAQmx or

Traditional NI-DAQ (Legacy) usually performs this function, but if you are not using NI-DAQ, then you must configure the PCI MITE ASIC.

The following sections explain how to configure the PCI MITE ASIC. You must implement the references made to PCI BIOS¹ calls.

To configure the PCI MITE chip, you must first write an algorithm that finds and stores all configuration information about the board. To do this, use PCI BIOS calls to search PCI configuration space for the National Instruments vendor ID (0x1093) and PCI-DIO-96 device ID (0x0160), PXI-6508 device ID (0x13c0), or PCI-6503 device ID (0x17d0). If a board is found, the algorithm can store all the board's configuration information into a data structure. Base Address Register 0 (BAR0) corresponds to the base address of the PCI MITE, while Base Address Register 1 (BAR1) is the base address of the board registers. The size of each of these windows is 4 KB. Both addresses will most likely be mapped above 1 MB in the memory map. This means that you must know how to perform memory cycles to extended memory to communicate with the board. The memory map provides information to re-map the board under 1 MB, which simplifies communication with the board. To accomplish this, use PCI BIOS read and write calls. Use the pseudocode in this section to re-map the board below 1 MB. If you choose not to re-map the board, you must still perform steps 4 and 5. All values in this example are 32 bits.

- 1. Write the address to which you want to re-map the PCI MITE to *PCI configuration space offset 0x10 (BAR0)*.
- 2. Write the value 0x0000aeae to offset 0x340 from the new PCI MITE address.
- 3. Write the address to which you want to re-map the board (other than the PCI MITE) to *PCI configuration space offset 0x14 (BAR1)*.
- 4. Create the window data value by masking the new board address:

window data value = ((0xfffff00 *and* new board address) *or* (0x0000080))

If you are not remapping the board, then the new board address is the value in BAR1.

5. Write the window data value to offset 0xc0 from the new PCI MITE address. If you are not remapping the board, then the new PCI MITE address is the value in *BAR0*.

The following pseudocode re-maps the PCI MITE to memory address *0xd0000* and the board to memory address *0xd1000*.

CWrite(0x10,0x000d0000) Write(0xd0340,0x0000aeae) CWrite(0x14,0x000d1000) Write(0xd00c0,0x000d1080)

¹ To obtain more information on PCI BIOS calls from the PCI SIG, go to www.pcisig.com.

In this example, the new base address for the PCI-DIO-96 or PXI-6508 is now *0xd1000*. It is important that the memory range to which you re-map the board is not being used by another device or system resource. You can exclude this memory from use with a memory manager.

Programming Considerations for the 82C55A

Modes of Operation

The following list contains the three basic modes of operation for the 82C55A. Ports A and B can operate in different modes.

- Mode 0—Basic I/O—This mode is used for simple input and output operations for each port. No handshaking is required; a specified port simply writes to or reads from data. Mode 0 has the following features:
 - Two 8-bit ports (A and B) and two 4-bit ports (upper and lower nibbles of port C).
 - Any port can be input or output.
 - Outputs are latched, but inputs are not latched.
- Mode 1—Strobed I/O—This mode transfers data that is synchronized by handshaking signals. Ports A and B use the eight lines of port C to generate or receive the handshake signals. This mode divides the ports into two groups (group A and group B) and includes the following features:
 - Each group contains one 8-bit data port (port A or port B) and one 3-bit control/data port (upper or lower portion of port C).
 - The 8-bit data ports can be either input or output; both are latched.
 - The 3-bit ports are used for control and status of the 8-bit data ports.
 - Interrupt generation and enable/disable functions are available.
- Mode 2—Bidirectional bus—This mode is used for communication over a bidirectional 8-bit bus. Handshaking signals are used in a manner similar to mode 1. Mode 2 is available for use in group A only (port A and the upper portion of port C). Other features of this mode include the following:
 - One 8-bit bidirectional port (port A) and a 5-bit control/status port (port C).
 - Latched inputs and outputs.
 - Interrupt generation and enable/disable functions.

The 82C55A also has a single bit set/reset feature for port C, which is programmed by the 8-bit control word. Any of the eight bits of port C can be set or reset with one control word. This feature generates control signals for port A and port B when these ports are operating in mode 1 or mode 2.

Mode O-Basic I/O

Use mode 0 for simple I/O functions (no handshaking) for each of the three ports and assign each port as an input or an output port. Table B-4 shows the 16 possible I/O configurations. Notice that programming the mode of operation for each port sets bit 7 of the control word.

	Control Word	Gro	up A	Gro	up B
Number	Bit 76543210	Port A	Port C*	Port B	Port C [†]
0	1000000	Output	Output	Output	Output
1	1000001	Output	Output	Output	Input
2	10000010	Output	Output	Input	Output
3	10000011	Output	Output	Input	Input
4	10001000	Output	Input	Output	Output
5	10001001	Output	Input	Output	Input
6	10001010	Output	Input	Input	Output
7	10001011	Output	Input	Input	Input
8	10010000	Input	Output	Output	Output
9	10010001	Input	Output	Output	Input
10	10010010	Input	Output	Input	Output
11	10010011	Input	Output	Input	Input
12	10011000	Input	Input	Output	Output
13	10011001	Input	Input	Output	Input
14	10011010	Input	Input	Input	Output
	10011011	Input	Input	Input	Input

Table B-4. Mode 0 I/O Configurations

Mode 0 Basic I/O Programming Example

The following example shows how to configure PPI A for mode 0 input and output.

```
Write (8255Cnfg,0x80) Set mode 0-ports A, B, and C are outputs
Write (PortA, Data) Write data to port A
Write (PortB, Data) Write data to port B
Write (PortC, Data) Write data to port C
Write (8255Cnfg,0x90) Set mode 0-port A is Input;ports B and
C are outputs
Write (PortB, Data) Write data to port B
Read (PortA) Read data from port A
```

Mode 1–Strobed Input

M

Note For mode 1 examples, you must configure the don't care bits appropriately in the control word if you want to use the other ports in combination with the example.

In mode 1, the digital I/O bits are divided into two groups: group A and group B. Each of these groups contains one 8-bit port and one 3-bit control/data port. The 8-bit port can be either an input or an output port, and the 3-bit port is used for control and status information for the 8-bit port. Handshaking signals in the 3-bit port synchronize the transfer of data.

Figure B-4 shows the control word written to the Configuration Register to configure port A for input in mode 1. You can use bits PC6 and PC7 of port C as extra input or output lines.




Figure B-4. Control Word to Configure Port A for Mode 1 Input

Figure B-5 shows the control word written to the Configuration Register to configure port B for input in mode 1. Notice that port B does not have extra input or output lines left from port C when ports A and B are both enabled for handshaking.

D7	D6	D5	D4	D3	D2	D1	D0
1	х	Х	х	х	1	1	х

During a mode 1 data read transfer, read port C to obtain the status of the handshaking lines and interrupt signals. Refer to the *Port C Status-Word Bit Definitions for Input (Ports A and B)* section, the *Port C Status-Word Bit Definitions for Output (Ports A and B)* section, and the *Port C Status-Word Bit Definitions for Bidirectional Data Path (Port A Only)* section for detailed definitions.


Port C Status-Word Bit Definitions for Input (Ports A and B)

Address:	Base address + 02 (hex) for PPI A Base address + 06 (hex) for PPI B Base address + 0A (hex) for PPI C Base address + 0E (hex) for PPI D
Type: Word Size:	Read and write 8-bit
Bit Map:	

7	6	5	4	3	2	1	0				
I/O	I/O	IBFA	INTEA	INTRA	INTEB	IBFB	INTRB				
Bit	Na	me	Descripti	ion							
7–6	I/C)	I/O when configure	Input/Output—These bits can be used for general-purpos I/O when port A is in mode 1 input. If these bits are configured for output, the port C bit set/reset function must be used to manipulate them.							
5	IB	FA	-	Input Buffer Full for Port A—A high setting indicates that data has been loaded into the input latch for port A.							
4	IN	ΓΕΑ	Interrupt Enable Bit for Port A—Setting this bit enal the INTRA flag from port A of the 82C55A. Control INTEA by setting/resetting PC4.								
3	IN	TRA	Interrupt Request Status for Port A—This status flag, which operates only when INTEA is high, indicates t port A has acquired data and is ready to be read. If yo have enabled interrupts (by setting INTEN and the appropriate bit in Interrupt Control Register 2), this st flag also indicates that an interrupt request is pending port A.								
2	IN	ГЕВ	Interrupt Enable Bit for Port B—Setting this bit ena the INTRB flag from port B of the 82C55A. Contro INTEB by setting/resetting PC2.								
1	IB	FB	-		Port B—A hi into the inpu						
0	IN	TRB	-	-	tus for Port I s status flag,	-	-				

when INTEA is high, indicates that port B has acquired data and is ready to be read. If you have enabled interrupts (by setting INTEN and the appropriate bit in Interrupt Control Register 2), this status flag also indicates that an interrupt request is pending for port B.

At the digital I/O connector, port C has the pin assignments shown in Figure B-6 when in mode 1 input. Notice that the status of STBA* and the status of STBB* are not included in the port C status word.





Mode 1 Strobed Input Programming Example

The following example shows how to configure PPI A for mode 1 input.

Mode 1–Strobed Output

Note For mode 1 examples, you must configure the don't care bits appropriately in the control word if you want to use the other ports in combination with the example.

Figure B-7 shows the control word written to the Configuration Register to configure port A for output in mode 1. You can use bits PC4 and PC5 of port C as extra input or output lines.

M




Figure B-7. Control Word to Configure Port A for Mode 1 Output

Figure B-8 shows the control word written to the Configuration Register to configure port B for output in mode 1. Notice that port B does not have extra input or output lines left from port C when ports A and B are both configured for handshaking.




Figure B-8. Control Word to Configure Port B for Mode 1 Output

During a mode 1 data write transfer, you can obtain the status of the handshaking lines and interrupt signals by reading port C. Notice that the bit definitions are different for a write and a read transfer.


Port C Status-Word Bit Definitions for Output (Ports A and B)

Address:	Base address + 02 (hex) for PPI A Base address + 06 (hex) for PPI B Base address + 0A (hex) for PPI C Base address + 0E (hex) for PPI D
Туре:	Read and write
Word Size:	8-bit
Bit Map:	

7	6	5	4	3	2	1	0				
OBFA*	INTEA	I/O	I/O	INTRA	INTEB	OBFB*	INTRB				
Bit	Na	me	Descripti	on							
7	OBFA*		Output Buffer Full for Port A—A low setting indicates that the CPU has written data to port A.								
6	INTEA		Interrupt Enable Bit for Port A—Setting this bit enables the INTRA flag from port A of the 82C55A. Control this bit by setting/resetting PC6.								
5–4	I/C)	Input/Output—These bits can be used for general-purpose I/O when port A is in mode 1 output. If these bits are configured for output, you must use the port C bit set/reset function to manipulate them.								
3	IN	TRA	A Interrupt Request Status for Port A—This status fla which operates only when INTEA is high, indicates port A has acquired data and is ready to be read. If have enabled interrupts (by setting INTEN and the appropriate bit in Interrupt Control Register 2), this flag also indicates that an interrupt request is pendi port A.								
2	2 INTEB			Interrupt Enable Bit for Port B—Setting this bit enables the INTRB flag from port B of the 82C55A. Control this bit by setting/resetting PC2.							
1	OF	BFB*	-	uffer Full for PU has writ		-	indicates				
0	IN	TRB	-	Request Stat erates only v			-				

port B has acquired data and is ready to be read. If you have enabled interrupts (by setting INTEN and the appropriate bit in Interrupt Control Register 2), this status flag also indicates that an interrupt request is pending for port B.

At the digital I/O connector, port C has the pin assignments shown in Figure B-9 when in mode 1 output. Notice that the status of ACKA* and ACKB* are not included when port C is read.





Mode 1 Strobed Output Programming Example

The following example shows how to configure PPI A for mode 1 output.

Mode 2-Bidirectional Bus

Note For mode 2 examples, you must configure the don't care bits appropriately in the control word if you want to use the other ports in combination with the example.

Mode 2 has an 8-bit bus that can transfer both input and output data without changing the configuration. The data transfers are synchronized with handshaking lines in port C. This mode uses only port A; however, port B can be used in either mode 0 or mode 1 while port A is configured for mode 2.

R

Figure B-10 shows the control word written to the Configuration Register to configure port A as a bidirectional data bus in mode 2. If port B is configured for mode 0, you can use PC2, PC1, and PC0 of port C as extra input or output lines.




Figure B-10. Control Word to Configure Port A as Mode 2 Bidirectional Data Bus

During a mode 2 data transfer, you can obtain the status of the handshaking lines and interrupt signals by reading port C. The following sections show the port C status-word bit definitions for a mode 2 transfer.

Port C Status-Word Bit Definitions for Bidirectional Data Path (Port A Only)

A	Address:	Base address + 02 (hex) for PPI A Base address + 06 (hex) for PPI B Base address + 0A (hex) for PPI C Base address + 0E (hex) for PPI D							
1	Гуре:	Read and write							
١	Vord Size:	8-bit							
ŀ	Bit Map:								
7	6	5	4	3	2	1	0		

OBFA*	INTE1	IBFA	INTE2	INTRA	I/O	I/O	I/O
Bit	Na	me	Descript	ion			
7	OF	OBFA*		uffer Full for PU has writ		U	indicates
6	INTE1		Interrupt Enable Bit for Port A Output Interrupts—Setting this bit enables the INTRA flag from port A of the 82C55A for output. Control this bit by setting/resetting PC6.				
5	IB	IBFA		fer Full for F been loaded			
4	4 INTE2		this bit en	Enable Bit fo ables the IN Control this	ΓRA flag fro	m port A of	the 82C55A
3	IN	TRA	Interrupt Request Status for Port A—This status flag which operates only when INTE1 or INTE2 is high, indicates that port A is ready to be read or written; of the IBF and OBFA* flags to determine which. If you enabled interrupts (by setting INTEN and the approp bit in Interrupt Control Register 2), the INTRA statu also indicates that an interrupt request is pending fo port A.		s high, itten; check If you have appropriate A status flag		
2-0	I/C)	if group I configure	tput—Use the 3 is configured for mode 1 ceding mode	ed for mode	0. If group	B is

Figure B-11 shows the port C pin assignments on the digital I/O connector when port C is configured for mode 2. Notice that the port C status word does not include the status of STBA* or the status of ACKA*.




Figure B-11. Port C Pin Assignments on I/O Connector when Port C is Configured for Mode 2

Mode 2 Bidirectional Bus Programming Example

The following example shows how to configure PPI A for mode 2 input and output.

Write (8255Cnfg, 0xC0)	Set mode 2-port A is bidirectional
Write (8255Cnfg, 0x09)	Set PC4 to enable the INTRA status
	flag for input
Write (8255Cnfg, 0x0D)	Set PC6 to enable the INTRA status
	flag for output
Loop until the INTRA (PC3) status	flag is set, indicating the 82C55
	is ready for a transfer
If IBFA (PC5) is set, read (PortA)If input buffer is full, read data
If OBFA* (PC7) is set,	
write (PortA, data)	If output buffer is not full, write
	data

Interrupt Handling

You must set the INTEN bit of Interrupt Control Register 2 to enable interrupts. Clear this bit first to disable unwanted interrupts. After all sources of interrupts have been disabled or placed in an inactive state, you can set INTEN. You must set INTEN before you generate an interrupt for proper operation.

To interrupt the computer using one of the 82C55A devices, program the selected 82C55A for the I/O mode desired. In mode 1, set either the INTEA or the INTEB bit to enable interrupts from port A or port B, respectively. In mode 2, set either INTE1 or INTE2 for interrupts on output or input transfers, respectively. The INTE1 and INTE2 interrupt outputs are cascaded into a single interrupt output for port A. After you enable interrupts from the 82C55A, set the appropriate enable bit for the selected 82C55A; for example, if you select both mode 2 interrupts for PPI C, set CIRQ0 to interrupt the computer.

To interrupt the computer using one of the 82C53 counter outputs on the PCI-DIO-96 or PXI-6508, program the counters as described in the *Interrupt Programming Example* section.

You can use external signals to generate interrupts when port A or port B is in mode 0 and the low nibble of port C is configured for input. If port A is in mode 0, use PC3 to generate an interrupt; if port B is in mode 0, use PC0 to generate an interrupt. After you have configured the selected 82C55A, you must set the corresponding interrupt enable bit in Interrupt Control Register 1. If you are using PC3, set *x*IRQ0; if you are using PC0, set *x*IRQ1, where *x* is the letter corresponding to the PPI you want to generate interrupts (A–D). When the external signal becomes logic high, an interrupt request occurs. To disable the external interrupt, ensure that the interrupt service routine that you have written acknowledges the interrupt. On the PCI-DIO-96 and PXI-6508, ensure that the interrupt service routine also writes the interrupt clear register.

Interrupt Programming Examples for the 82C55A

The following examples show the process required to enable interrupts for several different operating modes. You must write and install an interrupt service routine in order to process the interrupt and gain any useful knowledge from it. You should clear all interrupt sources and interrupt enable bits first to disable unwanted interrupts.

Mode 1 Strobed Input Programming Example

The following example shows how to set up interrupts for mode 1 input for port A.

Write (8255Cnfg, 0xB0)	Set mode 1-port A is an input
Write (8255Cnfg, 0x09)	Set PC4 to enable interrupts from
	the 82C55A
Write (IREG2, 0x04)	Set INTEN bit
Write (IREG1, 0x01)	Set AIRQO to enable PPI A,
	port A interrupts

Mode 1 Strobed Output Programming Example

The following example shows how to set up interrupts for mode 1 output for port A.

Write(8255Cnfg, 0xA0)	Set mode 1-port A is an output
Write(8255Cnfg, 0x0D)	Set PC6 to enable interrupts from 82C55A
Write(IREG2, 0x04)	Set INTEN bit
Write(IREG1, 0x01)	Set AIRQO to enable PPI A,
	port A interrupts

Mode 2 Bidirectional Bus Programming Example

The following example shows how to set up interrupts for mode 2 output transfers.

Write	(8255Cnfg, 0xC0)	Set mode 2-port A is bidirectional
Write	(8255Cnfg, 0x0D)	Set PC6 to enable interrupt from 82C55A
Write	(IREG2, 0x04)	Set INTEN bit
Write	(IREG1, 0x01)	Set AIRQO to enable PPI A,
		port A interrupts

The following example shows how to set up interrupts for mode 2 input transfers.

```
Write (8255Cnfg, 0xC0)Set mode 2-port A is bidirectionalWrite (8255Cnfg, 0x09)Set PC4 to enable interrupt from 82C55AWrite (IREG2, 0x04)Set INTEN bitWrite (IREG1, 0x01)Set AIRQ0 to enable PPI A,<br/>port A interrupts
```

Programming Considerations for the 82C53

The PCI-DIO-96 and PXI-6508 contain an 82C53 programmable interval timer. The following section contains a general overview and configuration information for the 82C53.

General Information

The 82C53 contains three counter/timers, each of which can operate in one of six different modes. However, only counter 0 and counter 1 are configured for operation; counter 2 is not connected, nor is it available on the external I/O connector. In addition, the counter gates are wired in such a way (tied to logic high) that modes 1 and 5 are unusable; the recommended counter mode is mode 2.

The source for counter 0 is a 2 MHz clock. If you use counter 0 to interrupt the computer, configure the counter for rate generation, or mode 2. If you use counter 1 to interrupt the computer, counter 0 is a frequency scale that feeds the source input for counter 1. In this case, configure both counters for rate generation, or mode 2.

To determine the time between pulses generated by counter 0, multiply the load value by 500 ns (1/(2 MHz)). To determine the time between pulses generated by counter 1, multiply

the load value by the time between pulses of counter 0. The following section shows a sample configuration procedure.

Interrupt Programming Example

The following example shows how to set up counter 0 to generate interrupts:

Write(IREG1, 0x00)	Disable all 82C55A interrupts
Write(IREG2, 0x00)	Disable counter interrupts
Write(CntrCnfg, 0x34)	Set counter 0 to mode 2
Write(IREG2, 0x02)	Enable counter interrupts and select the
	output from counter 0 before enabling board
	interrupts
Write(IREG2, 0x06)	Enable board interrupts
Write(Ctr0, Data0)	Send the least significant byte
	of the counter data to counter 0
Write(Ctr0, Data1)	Send the most significant byte
	of the counter data to counter 0

The counter begins counting as soon as the most significant byte is written. When you are ready to exit your program, disable the counter and interrupts as shown below.

Write(Cnfg, 0x30)	Turn off counter 0
Write(IREG2, 0x00)	Disable all PCI-DIO-96/PXI-6508
	interrupts



Note In order for any of the interrupts to be processed, you must write and install an interrupt service routine. Failure to do so could cause the system to fail upon the interrupt generation.

C

MSM82C55A Data Sheet¹

This appendix contains a manufacturer data sheet for the MSM82C55A CMOS programmable peripheral interface from OKI Semiconductor. This interface is used on the PCI-DIO-96 revision G or earlier, the PXI-6508 revision D or earlier, and PCI-6503 revision D or earlier.

The PCI-DIO-96 revision H or later, the PXI-6508 revision E or later, and the PCI-6503 revision E or later use the 82C55A CMOS programmable peripheral interface from Intersil Corporation. For the most recent data sheet for the Intersil 82C55A, visit www.intersil.com.

For more information about the breakdown levels of your device and for link to the 82C55 data sheets, refer to ni.com/info and enter the info code 82c55.

¹ Copyright[®] OKI Semiconductor. 1998. Reprinted with permission of copyright owner. All rights reserved. OKI Semiconductor. *Microprocessor Data Book 1998*.

E2O0020-27-X3

OKI Semiconductor Pre

This version: Jan. 1998 Previous version: Aug. 1996

MSM82C55A-2RS/GS/VJS

CMOS PROGRAMMABLE PERIPHERAL INTERFACE


GENERAL DESCRIPTION

The MSM82C55A-2 is a programmable universal I/O interface device which operates as high speed and on low power consumption due to 3µ silicon gate CMOS technology. It is the best fit as an I/O port in a system which employs the 8-bit parallel processing MSM80C85AH CPU. This device has 24-bit I/O pins equivalent to three 8-bit I/O ports and all inputs/outputs are TTL interface compatible.


FEATURES

- High speed and low power consumption due to 3µ silicon gate CMOS technology
- 3 V to 6 V single power supply
- Full static operation
- Programmable 24-bit I/O ports
- Bidirectional bus operation (Port A)
- Bit set/reset function (Port C)
- TTL compatible
- Compatible with 8255A-5
- 40-pin Plastic DIP (DIP40-P-600-2.54): (Product name: MSM82C55A-2RS)
- 44-pin Plastic QFJ (QFJ44-P-S650-1.27): (Product name: MSM82C55A-2VJS)
- 44-pin Plastic QFP (QFP44-P-910-0.80-2K): (Product name: MSM82C55A-2GS-2K)

CIRCUIT CONFIGURATION



PIN CONFIGURATION (TOP VIEW)





MSM82C55A-2RS/GS/VJS

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Conditions		Rating		Unit	
Parameter	Symbol	Conditions	MSM82C55A-2RS	MSM82C55A-2GS	MSM82C55A-2vJS		
Supply Voltage	Vcc	Ta = 25°C		-0.5 to +7		۷	
Input Voltage	VIN	with respect		-0.5 to V _{CC} +0.5		٧	
Output Voltage	Vout	to GND	-0.5 to V _{CC} +0.5				
Storage Temperature	TSTG	_	-55 to +150				
Power Dissipation	PD	Ta = 25°C	1.0 0.7 1.0				

OPERATING RANGE

Parameter	Symbol	Range	Unit
Supply Voltage	Vcc	3 to 6	v
Operating Temperature	Top	-40 to 85	°C

RECOMMENDED OPERATING RANGE

Parameter	Symbol	Min.	Тур.	Max.	Unit
Supply Voltage	Vcc	4.5	5	5.5	V
Operating Temperature	Top	-40	+25	+85	°C
"L" Input Voltage	VIL	-0.3	_	+0.8	v
"H" Input Voltage	VIH	2.2	—	V _{CC} + 0.3	v

DC CHARACTERISTICS

_				MS	A-2	Linit	
Parameter	Symbol	Condi	tions	Min.	Тур.	Max.	Unit
"L" Output Voltage	Vol	l _{0L} = 2.5 mA		_	_	0.4	V
"H" Output Voltage	Voh	l _{OH} =40 μA		4.2	—	_	V
n output voitage	∨он	I _{0H} = -2.5 mA		3.7	—	_	V
Input Leak Current	lu	$0 \le V_{IN} \le V_{CC}$	V _{CC} = 4.5 V to 5.5 V	-1	—	1	μA
Output Leak Current	ILO	$0 \le V_{OUT} \le V_{CC}$	Ta = -40°C to +85°C	-10	—	10	μA
Supply Current (Standby)	Iccs	$\label{eq:VCC} \begin{array}{l} \overline{\text{CS}} \geq \text{V}_{\text{CC}} - 0.2 \text{ V} \\ \text{V}_{\text{IH}} \geq \text{V}_{\text{CC}} - 0.2 \text{ V} \\ \text{V}_{\text{IL}} \leq 0.2 \text{ V} \end{array}$	(C _L = 0 pF)	_	0.1	10	μА
Average Supply Current (Active)	Icc	I/O Wire Cycle 82C55A-2 8 MHzCPU Timing		_	_	8	mA

MSM82C55A-2RS/GS/VJS

AC CHARACTERISTICS


		MSM82	2C55A-2	1 10.4	Domorteo
Parameter	Symbol	Min.	Max.	Unit	Remarks
Setup Time of Address to the Falling Edge of RD	tan	20		ns	
Hold Time of Address to the Rising Edge of RD	tRA	0	_	ns	-
RD Pulse Width	t _{RR}	100	_	ns	
Delay Time from the Falling Edge of RD to the Output of Defined Data	t _{RD}	-	120	ns	
Delay Time from the Rising Edge of RD to the Floating of Data Bus	t _{DF}	10	75	ns]
Time from the Rising Edge of $\overline{\text{RD}}$ or $\overline{\text{WR}}$ to the Next Falling Edge of $\overline{\text{RD}}$ or $\overline{\text{WR}}$	t _{RV}	200	—	ns	
Setup Time of Address before the Falling Edge of WR	taw	0	—	ns	
Hold Time of Address after the Rising Edge of WR	t _{WA}	20	—	ns	
WR Pulse Width	tww	150	—	ns	
Setup Time of Bus Data before the Rising Edge of \overline{WR}	t _{DW}	50	—	ns	
Hold Time of Bus Data after the Rising Edge of WR	t _{WD}	30	—	ns	
Delay Time from the rising Edge of \overline{WR} to the Output of Defined Data	t _{WB}	-	200	ns	
Setup Time of Port Data before the Falling Edge of RD	t _{IR}	20	—	ns	
Hold Time of Port Data after the Rising Edge of RD	t _{HR}	10	—	ns	
ACK Pulse Width	t _{AK}	100		ns	Load
STB Pulse Width	tsT	100	_	ns	150 pF
Setup Time of Port Data before the rising Edge of STB	t _{PS}	20	-	ns	
Hold Time of Port Bus Data after the rising Edge of STB	t _{PH}	50	—	ns	
Delay Time from the Falling Edge of ACK to the Output of Defined Data	t _{AD}	_	150	ns	
Delay Time from the Rising Edge of ACK to the Floating of Port (Port A in Mode 2)	t _{KD}	20	250	ns	
Delay Time from the Rising Edge of WR to the Falling Edge of OBF	twob	_	150	ns	
Delay Time from the Falling Edge of ACK to the Rising Edge of OBF	t _{AOB}	_	150	ns	
Delay Time from the Falling Edge of STB to the Rising Edge of IBF	t _{SIB}	_	150	ns	
Delay Time from the Rising Edge of RD to the Falling Edge of IBF	t _{RIB}	-	150	ns	
Delay Time from the the Falling Edge of RD to the Falling Edge of INTR	t _{RIT}	-	200	ns	
Delay Time from the Rising Edge of STB to the Rising Edge of INTR	tsır	-	150	ns	
Delay Time from the Rising Edge of ACK to the Rising Edge of INTR	tait	_	150	ns	
Delay Time from the Falling Edge of WR to the Falling Edge of INTR	twit		250	ns	

Note: Timing measured at V_L = 0.8 V and V_H = 2.2 V for both inputs and outputs.


MSM82C55A-2RS/GS/VJS

TIMING DIAGRAM


Basic Input Operation (Mode 0)



Basic Output Operation (Mode 0)




Strobe Input Operation (Mode 1)




6/26

Strobe Output Operation (Mode 1)




Bidirectional Bus Operation (Mode 2)




OUTPUT CHARACTERISTICS (REFERENCE VALUE)

1 Output "H" Voltage (V_{OH}) vs. Output Current (I_{OH})



2 Output "L" Voltage (VOL) vs. Output Current (IOL)



Note: The direction of flowing into the device is taken as positive for the output current.

MSM82C55A-2RS/GS/VJS

PIN DESCRIPTION

Pin No.	Item	Input/Output	Function			
D ₇ - D ₀	Bidirectional Data Bus	Input and Output	These are three-state 8-bit bidirectional buses used to write and read data upon receipt of the WR and RD signals from CPU and also used when control words and bit set/reset data are transferred from CPU to MSM82C55A-2.			
RESET Reset Input		Input	This signal is used to reset the control register and all internal registers when it is in high level. At this time, ports are all made into the input mode (high impedance status). all port latches are cleared to 0. and all ports groups are set to mode 0.			
CS Chip Select Input		Input	When the \overline{CS} is in low level, data transmission is enabled with CPU. When it is in high level, the data bus is made into the high impedance status where no write nor read operation is performed. Internal registers hold their previous status, however.			
RD	Read Input	Input	When $\overline{\text{RD}}$ is in low level, data is transferred from MSM82C55A-2 to CPU.			
WR	Write Input	Input	When $\overline{\mathrm{WR}}$ is in low level, data or control words are transferred from CPU to MSM82C55A-2.			
A ₀ , A ₁	Port Select Input (Address)	Input	By combination of A_0 and A_1 , either one is selected from among port A, port B, port C, and control register. These pins are usually connected to low order 2 bits of the address bus.			
PA7 - PA0	Port A	Input and Output	These are universal 8-bit I/O ports. The direction of inputs/ outputs can be determined by writing a control word. Especially, port A can be used as a bidirectional port when it is set to mode 2.			
PB7 - PB0	Port B	Input and Output	These are universal 8-bit I/O ports. The direction of inputs/outputs ports can be determined by writing a control word.			
PC7 - PC0	Port C	Input and Output	These are universal 8-bit I/O ports. The direction of inputs/outputs can be determined by writing a control word as 2 ports with 4 bits each. When port A or port B is used in mode 1 or mode 2 (port A only), they become control pins. Especially, when port C is used as an output port, each bit can set/reset independently.			
V _{CC}	-	-	+5V power supply.			
GND	-	-	GND			

MSM82C55A-2RS/GS/VJS

BASIC FUNCTIONAL DESCRIPTION

Group A and Group B

When setting a mode to a port having 24 bits, set it by dividing it into two groups of 12 bits each.

Group A: Port A (8 bits) and high order 4 bits of port C ($PC_7 \sim PC_4$) Group B: Port B (8 bits) and low order 4 bits of port C ($PC_3 \sim PC_0$)

Mode 0, 1, 2

There are 3 types of modes to be set by grouping as follows:

Mode 0: Basic input operation/output operation (Available for both groups A and B) Mode 1: Strobe input operation/output operation (Available for both groups A and B) Mode 2: Bidirectional bus operation (Available for group A only)

When used in mode 1 or mode 2, however, port C has bits to be defined as ports for control signal for operation ports (port A for group A and port B for group B) of their respective groups.

Port A, B, C

The internal structure of 3 ports is as follows:

Port A: One 8-bit data output latch/buffer and one 8-bit data input latch Port B: One 8-bit data input/output latch/buffer and one 8-bit data input buffer Port C: One 8-bit data output latch/buffer and one 8-bit data input buffer (no latch for input)

Single bit set/reset function for port C

When port C is defined as an output port, it is possible to set (to turn to high level) or reset (to turn to low level) any one of 8 bits individually without affecting other bits.

OPERATIONAL DESCRIPTION


Control Logic

Operations by addresses and control signals, e.g., read and write, etc. are as shown in the table below:

Operaiton	A ₁	A ₀	CS	WR	RD	Operation
	0	0	0	1	0	Port A \rightarrow Data Bus
Input	0	1	0	1	0	Port B \rightarrow Data Bus
	1	0	0	1	0	Port C \rightarrow Data Bus
	0	0	0	0	1	Data Bus \rightarrow Port A
Output	0	1	0	0	1	Data Bus → Port B
	1	0	0	0	1	Data Bus \rightarrow Port C
Control	1	1	0	0	1	Data Bus → Control Register
Others	1	1	0	1	0	Illegal Condition
oulers	×	×	1	×	×	Data bus is in the high impedance status.

Setting of Control Word

The control register is composed of 7-bit latch circuit and 1-bit flag as shown below.




MSM82C55A-2RS/GS/VJS

Precaution for Mode Selection

The output registers for ports A and C are cleared to ϕ each time data is written in the command register and the mode is changed, but the port B state is undefined.

Bit Set/Reset Function

When port C is defined as output port, it is possible to set (set output to 1) or reset (set output to 0) any one of 8 bits without affecting other bits as shown below.



Interrupt Control Function

When the MSM82C55A-2 is used in mode 1 or mode 2, the interrupt signal for the CPU is provided. The interrupt request signal is output from port C. When the internal flip-flop INTE is set beforehand at this time, the desired interrupt request signal is output. When it is reset beforehand, however, the interrupt request signal is not output. The set/reset of the internal flip-flop is made by the bit set/reset operation for port C virtually.

Bit set \rightarrow INTE is set \rightarrow Interrupt allowed Bit reset \rightarrow INTE is reset \rightarrow Interrupt inhibited

Operational Description by Mode

1. Mode 0 (Basic input/output operation)

Mode 0 makes the MSM82C55A-2 operate as a basic input port or output port. No control signals such as interrupt request, etc. are required in this mode. All 24 bits can be used as two-8-bit ports and two 4-bit ports. Sixteen combinations are then possible for inputs/ outputs. The inputs are not latched, but the outputs are.

MSM82C55A-2RS/GS/VJS

			Co	ntro	w Id	ord				Group A		Group B
Туре	D7	D ₆	D5	D4	D3	D2	D1	D ₀	Port A	High Order 4 Bits of Port C	Port B	Low Order 4 Bits of Port C
1	1	0	0	0	0	0	0	0	Output	Output	Output	Output
2	1	0	0	0	0	0	0	1	Output	Output	Output	Input
3	1	0	0	0	0	0	1	0	Output	Output	Input	Output
4	1	0	0	0	0	0	1	1	Output	Output	Input	Input
5	1	0	0	0	1	0	0	0	Output	Input	Output	Output
6	1	0	0	0	1	0	0	1	Output	Input	Output	Input
7	1	0	0	0	1	0	1	0	Output	Input	Input	Ouput
8	1	0	0	0	1	0	1	1	Output	Input	Input	Input
9	1	0	0	1	0	0	0	0	Input	Output	Output	Output
10	1	0	0	1	0	0	0	1	Input	Output	Output	Input
11	1	0	0	1	0	0	1	0	Input	Output	Input	Output
12	1	0	0	1	0	0	1	1	Input	Output	Input	Input
13	1	0	0	1	1	0	0	0	Input	Input	Output	Output
14	1	0	0	1	1	0	0	1	Input	Input	Output	Input
15	1	0	0	1	1	0	1	0	Input	Input	Input	Output
16	1	0	0	1	1	0	1	1	Input	Input	Input	Input

Notes: When used in mode 0 for both groups A and B

2. Mode 1 (Strobe input/output operation)

In mode 1, the strobe, interrupt and other control signals are used when input/output operations are made from a specified port. This mode is available for both groups A and B. In group A at this time, port A is used as the data line and port C as the control signal. Following is a description of the input operation in mode 1.

STB (Strobe input)

When this signal is low level, the data output from terminal to port is fetched into the internal latch of the port. This can be made independent from the CPU, and the data is not output to the data bus until the RD signal arrives from the CPU.

IBF (Input buffer full flag output)

This is the response signal for the $\overline{\text{STB}}$. This signal when turned to high level indicates that data is fetched into the input latch. This signal turns to high level at the falling edge of $\overline{\text{STB}}$ and to low level at the rising edge of $\overline{\text{RD}}$.

INTR (Interrupt request output)

This is the interrupt request signal for the CPU of the data fetched into the input latch. It is indicated by high level only when the internal INTE flip-flop is set. This signal turns to high level at the rising edge of the $\overline{\text{STB}}$ (IBF = 1 at this time) and low level at the falling edge of the $\overline{\text{RD}}$ when the INTE is set.

INTE $_A$ of group A is set when the bit for PC₄ is set, while INTE $_B$ of group B is set when the bit for PC₂ is set.

Following is a description of the output operation of mode 1.

MSM82C55A-2RS/GS/VJS

OBF (Output buffer full flag output)

This signal when turned to low level indicates that data is written to the specified port upon receipt of the \overline{WR} signal from the CPU. This signal turns to low level at the rising edge of the \overline{WR} and high level at the falling edge of the ACK.


ACK (Acknowledge input)

This signal when turned to low level indicates that the terminal has received data.

INTR (Interrupt request output)


This is the signal used to interrupt the CPU when a terminal receives data from the CPU via the MSM82C55A-5. It indicates the occurrence of the interrupt in high level only when the internal INTE flip-flop is set. This signal turns to high level at the rising edge of the \overline{ACK} (OBF = 1 at this time) and low level at the falling edge of \overline{WR} when the INTE B is set. INTE A of group A is set when the bit for PC₆ is set, while INTE B of group B is set when the bit for PC₂ is set.

Mode 1 Input



Note: Although belonging to group B, PC₃ operates as the control signal of group A functionally.

Mode 1 Output



14/26


Combination of Input/Output Port C	Group A: Input Group B: Input	Group A: Input Group B: Output	Group A: Output Group B: Input	Group A: Output Group B: Output
PC ₀	INTR _B	INTRB	INTRB	INTRB
PC ₁	IBF _B	OBFB	IBF _B	OBFB
PC ₂	STBB	ACKB	STBB	ACKB
PC ₃	INTRA	INTRA	INTRA	INTRA
PC4	STBA	STBA	I/O	I/O
PC ₅	IBF _A	IBFA	1/0	I/O
PC ₆	1/0	1/0	ACKA	ACKA
PC7	I/O	I/O	OBFA	OBFA

Port C Function Allocation in Mode 1

Note: I/O is a bit not used as the control signal, but it is available as a port of mode 0.


Examples of the relation between the control words and pins when used in mode 1 are shown below:

(a) When group A is mode 1 output and group B is mode 1 input.



MSM82C55A-2RS/GS/VJS

(b) When group A is mode 1 input and group B is mode 1 output.



3. Mode 2 (Strobe bidirectional bus I/O operation)

In mode 2, it is possible to transfer data in 2 directions through a single 8-bit port. This operation is akin to a combination between input and output operations. Port C waits for the control signal in this case, too. Mode 2 is available only for group A, however. Next, a description is made on mode 2.

OBF (Output buffer full flag output)

This signal when turned to low level indicates that data has been written to the internal output latch upon receipt of the \overline{WR} signal from the CPU. At this time, port A is still in the high impedance status and the data is not yet output to the outside. This signal turns to low level at the rising edge of the WR and high level at the falling edge of the \overline{ACK} .

ACK (Acknowledge input)

When a low level signal is input to this pin, the high impedance status of port A is cleared, the buffer is enabled, and the data written to the internal output latch is output to port A. When the input returns to high level, port A is made into the high impedance status.

STB (Strobe input)

When this signal turns to low level, the data output to the port from the pin is fetched into the internal input latch. The data is output to the data bus upon receipt of the RD signal from the CPU, but it remains in the high impedance status until then.


IBF (Input buffer full flag output)

This signal when turned to high level indicates that data from the pin has been fetched into the input latch. This signal turns to high level at the falling edge of the $\overline{\text{STB}}$ and low level at the rising edge of the $\overline{\text{RD}}$.

INTR (Interrupt request output)

This signal is used to interrupt the CPU and its operation in the same as in mode 1. There are two INTE flip-flops internally available for input and output to select either interrupt of input or output operation. The INTE1 is used to control the interrupt request for output operation and it can be reset by the bit set for PC6. INTE2 is used to control the interrupt request for the input operation and it can be set by the bit set for PC4.

Mode 2 I/O Operation




Port C Function Allocation in Mode 2

Port C	Function						
PC ₀							
PC ₁	Confirmed to the Group B Mode						
PC ₂							
PC ₃	INTRA						
PC ₄	STBA						
PC ₅	IBFA						
PC ₆	ACKA						
PC7	OBFA						

Following is an example of the relation between the control word and the pin when used in mode 2.

When input in mode 2 for group A and in mode 1 for group B.

MSM82C55A-2RS/GS/VJS



4. When Group A is Different in Mode from Group B

Group A and group B can be used by setting them in different modes each other at the same time. When either group is set to mode 1 or mode 2, it is possible to set the one not defined as a control pin in port \hat{C} to both input and output as port which operates in mode 0 at the 3rd and 0th bits of the control word.

		0				Po	ort C			
	Group A	Group B	PC7	PC ₆	PC ₅	PC ₄	PC ₃	PC ₂	PC ₁	PC ₀
1	Mode 1 input	Mode 0	I/O	1/0	IBF _A	STBA	INTRA	1/0	1/0	1/0
2	Mode 0 Output	Mode 0	OBFA	ACKA	1/0	1/0	INTRA	I/O	1/0	1/0
3	Mode 0	Mode 1 Input	I/O	1/0	1/0	1/0	1/0	STB _B	1BF _B	INTRB
4	Mode 0	Mode 1 Output	1/0	1/0	1/0	1/0	1/0	ACKB	OBFB	INTRB
5	Mode 1 Input	Mode 1 Input	I/O	1/0	IBFA	STBA	INTRA	STB _B	1BF _B	INTRB
6	Mode 1 Input	Mode 1 Output	I/O	1/0	IBF _A	STBA	INTRA	ACKB	OBFB	INTRB
7	Mode 1 Output	Mode 1 Input	OBFA	ACKA	I/O	1/0	INTRA	<u>Stb</u> b	IBF _B	INTRB
8	Mode 1 Output	Mode 1 Output	OBFA	ACKA	I/O	1/0	INTRA	ACKB	OBF _B	INTRB
9	Mode 2	Mode 0	OBFA	ACKA	IBFA	STBA	INTRA	1/0	I/O	I/O

(Mode combinations that define no control bit at port C)

Controlled at the 3rd bit (D₃) of the Control Word the Control Word

When the I/O bit is set to input in this case, it is possible to access data by the normal port C read operation.

When set to output, PC_7 - PC_4 bits can be accessed by the bit set/reset function only. Meanwhile, 3 bits from PC_2 to PC_0 can be accessed by normal write operation. The bit set/reset function can be used for all of PC_3 - PC_0 bits. Note that the status of port C varies according to the combination of modes like this.

MSM82C55A-2RS/GS/VJS

5. Port C Status Read

When port C is used for the control signal, that is, in either mode 1 or mode 2, each control signal and bus status signal can be read out by reading the content of port C. The status read out is as follows:

		0 D			State	us Read o	on the Da	ta Bus		
	Group A	Group B	D7	D ₆	D ₅	D4	D ₃	D ₂	D ₁	D ₀
1	Mode 1 Input	Mode 0	I/O	1/0	IBF _A	INTEA	INTRA	I/O	1/0	I/O
2	Mode 1 Output	Mode 0	OBFA	INTEA	1/0	1/0	INTRA	I/O	1/0	1/0
3	Mode 0	Mode 1 Input	I/O	I/O	1/0	1/0	1/0	INTEB	IBF _B	INTRB
4	Mode 0	Mode 1 Output	1/0	1/0	1/0	1/0	1/0	INTEB	<u>OBF</u> B	INTR _B
5	Mode 1 Input	Mode 1 Input	I/O	1/0	IBFA	INTEA	INTRA	INTEB	IBF _B	INTRB
6	Mode 1 Input	Mode 1 Output	1/0	1/0	IBFA	INTEA	INTRA	INTEB	OBF B	INTR _B
7	Mode 1 Output	Mode 1 Input	OBFA	INTEA	I/O	I/O	INTRA	INTEB	IBF _B	INTRB
8	Mode 1 Output	Mode 1 Output	OBFA	INTEA	I/O	1/0	INTRA	INTEB	0BF _B	INTRB
9	Mode 2	Mode 0	OBFA	INTE ₁	IBFA	INTE ₂	INTRA	I/O	1/0	I/O
10	Mode 2	Mode 1 Input	OBFA	INTE ₁	IBFA	INTE ₂	INTRA	INTEB	IBF _B	INTRB
11	Mode 2	Mode 1 Output	OBFA	INTE ₁	IBFA	INTE ₂	INTRA	INTEB	OBF B	INTR _B

6. Reset of MSM82C55A-2

Be sure to keep the RESET signal at power ON in the high level at least for 50 µs. Subsequently, it becomes the input mode at a high level pulse above 500 ns.

Note: Comparison of MSM82C55A-5 and MSM82C55A-2

MSM82C55A-5

After a write command is executed to the command register, the internal latch is cleared in PORTA PORTC. For instance, 00H is output at the beginning of a write command when the output port is assigned. However, if PORTB is not cleared at this time, PORTB is unstable. In other words, PORTB only outputs ineffective data (unstable value according to the device) during the period from after a write command is executed till the first data is written to PORTB.

MSM82C55A-2

After a write command is executed to the command register, the internal latch is cleared in All Ports (PORTA, PORTB, PORTC). 00H is output at the beginning of a write command when the output port is assigned.

NOTICE ON REPLACING LOW-SPEED DEVICES WITH HIGH-SPEED DEVICES

The conventional low speed devices are replaced by high-speed devices as shown below. When you want to replace your low speed devices with high-speed devices, read the replacement notice given on the next pages.

High-speed device (New)	Low-speed device (Old)	Remarks
M80C85AH	M80C85A/M80C85A-2	8bit MPU
M80C86A-10	M80C86A/M80C86A-2	16bit MPU
M80C88A-10	M80C88A/M80C88A-2	8bit MPU
M82C84A-2	M82C84A/M82C84A-5	Clock generator
M81C55-5	M81C55	RAM.I/O, timer
M82C37B-5	M82C37A/M82C37A-5	DMA controller
M82C51A-2	M82C51A	USART
M82C53-2	M82C53-5	Timer
M82C55A-2	M82C55A-5	PPI

MSM82C55A-2RS/GS/VJS

Differences between MSM82C55A-5 and MSM82C55A-2

1) Manufacturing Process

These devices use a 3 µ Si-Gate CMOS process technology.

The MSM82C55A-2 is about 7% smaller in chip size than the MSM82C55A-5 as the MSM82C55A-2 changed its output characteristics.

2) Function

Item	MSM82C55A-5	MSM82C55A-2
Internal latch during writing into the command register	Only ports A and C are cleared. Port B is not cleared.	All ports are cleared.

The above function has been improved to remove bugs and other logics are not different between the two devices.

3) Electrical Characteristics

3-1) DC Characteristics

Parameter	Symbol	MSM82C55A-5	MSM82C55A-2		
"L" Output Voltage	VoL	0.45 V (lo∟ = +2.5 mA)	0.40 V (IoL = +2.5 mA)		
"H" Output Voltage	Vон	2.4 V (Іон = -400 µА)	3.7 V (Іон = -2.5 mA)		
Average Operating Current	lcc	5 mA maximum (I/O Cycle = 1 μs)	8 mA maximum (I/O Cycle = 375 ns)		

As shown above, the DC characteristics of the MSM82C55A-2 satisfies the DC characteristics of the MSM82C55A-5.

3-2) AC Characteristics

Parameter	Symbol	MSM82C55A-5	MSM82C55A-2
Address Hold Time for RD Rising	tRA	20 ns minimum	0 ns minimum
RD Pulse Width	tRR	300 ns minimum	100 ns minimum
Difined Data Output Delay Time From RD Falling	tRD	200 ns maximum	120 ns maximum
Data Floating Delay Time From RD Rising	tRF	100 ns maximum	75 ns maximum
RD/WR Recovery Time	tRV	850 ns minimum	200 ns minimum


MSM82C55A-2RS/GS/VJS

Parameter	Symbol	MSM82C55A-5	MSM82C55A-2
Address Hold Time for $\overline{\mathrm{WR}}$ Rising	twa	30 ns minimum	20 ns minimum
WR Pulse Width	tww	300 ns minimum	150 ns minimum
Data Setup Time for $\overline{\text{WR}}$ Rising	tow	1000 ns minimum	50 ns minimum
Data Hold Time for WR Rising	two	40 ns minimum	30 ns minimum
Defined Data Output Time From WR Rising	twв	350 ns maximum	200 ns maximum
Port Data Hold Time for RD Rising	thr	20 ns minimum	10 ns minimum
ACK Pulse Width	tak	300 ns minimum	100 ns minimum
STB Pulse Width	tst	300 ns minimum	100 ns minimum
Port Data Hold Time for STB Falling	tрн	180 ns minimum	50 ns minimum
ACK Falling to Defined Data Output	tad	300 ns maximum	150 ns maximum
WR Falling to OBF Falling Delay Time	twoв	650 ns maximum	150 ns maximum
ACK Falling to OBF Rising Delay Time	taob	350 ns maximum	150 ns maximum
STB Falling to IBF Rising Delay Time	tsıb	300 ns maximum	150 ns maximum
RD Rising to IBF Falling Delay Time	trib	300 ns maximum	150 ns maximum
RD Falling to INTR Falling Delay Time	trit	400 ns maximum	200 ns maximum
STB Rising to INTR Rising Delay Time	tsır	300 ns maximum	150 ns maximum
ACK Rising to INTR Rising Delay Time	tait	350 ns maximum	150 ns maximum
WR Falling to INTR Falling Delay Time	twit	850 ns minimum	250 ns maximum

As shown above, the MSM82C55A-2 satisfies the characteristics of the MSM82C55A-5.


MSM82C55A-2RS/GS/VJS

PACKAGE DIMENSIONS



Notes for Mounting the Surface Mount Type Package


The SOP, QFP, TSOP, SOJ, QFJ (PLCC), SHP and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).



Notes for Mounting the Surface Mount Type Package

The SOP, QFP, TSOP, SOJ, QFJ (PLCC), SHP and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

MSM82C55A-2RS/GS/VJS



Notes for Mounting the Surface Mount Type Package

The SOP, QFP, TSOP, SOJ, QFJ (PLCC), SHP and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

MSM82C53 Data Sheet¹



Note Current revisions of the NI PCI-DIO-96 and PXI-6508 no longer support the OKI 82C53 programmable interval timer. If you are using a PCI-DIO-96 revision G or earlier or PXI-6508 revision D or earlier, refer to the information in this appendix and in Appendix B, *Register-Level Programming*.

This appendix contains a manufacturer data sheet for the MSM82C53 CMOS programmable interval timer from OKI Semiconductor. This timer is used on the PCI-DIO-96 and PXI-6508.

¹ Copyright[®] OKI Semiconductor. 1998. Reprinted with permission of copyright owner. All rights reserved. OKI Semiconductor. *Microprocessor Data Book 1998*.

E2O0018-27-X2

OKI Semiconductor

This version: Jan. 1998 Previous version: Aug. 1996

MSM82C53-2RS/GS/JS

CMOS PROGRAMMABLE INTERVAL TIMER

GENERAL DESCRIPTION

The MSM82C53-2RS/GS/JS is programmable universal timers designed for use in microcomputer systems. Based on silicon gate CMOS technology, it requires a standby current of only 100 μ A (max.) when the chip is in the nonselected state. During timer operation, power consumption is still very low only 8 mA (max.) at 8 MHz of current required.


The device consists of three independent counters, and can count up to a maximum of 8 MHz (MSM82C53-2). The timer features six different counter modes, and binary count/BCD count functions. Count values can be set in byte or word units, and all functions are freely programmable.

FEATURES


- Maximum operating frequency of 8 MHz (MSM82C53-2)
- · High speed and low power consumption achieved through silicon gate CMOS technology
- Completely static operation
- Three independent 16-bit down-counters
- 3 V to 6 V single power supply
- Six counter modes available for each counter
- Binary and decimal counting possible
- 24-pin Plastic DIP (DIP24-P-600-2.54): (Product name: MSM82C53-2RS)
- 28-pin Plastic QFJ (QFJ28-P-S450-1.27): (Product name: MSM82C53-2JS)
- 32-pin Plastic SSOP(SSOP32-P-430-1.00-K): (Product name: MSM82C53-2GS-K)

MSM82C53-2RS/GS/JS

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION (TOP VIEW)



MSM82C53-2RS/GS/JS

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Condition		Rating		Units
	Symbol C	Condition	MSM82C53-2RS	MSM82C53-2GS	MSM82C53-2JS	Units
Supply Voltage	V _{CC}	Deenest	-0.5 to + 7			۷
Input Voltage	VIN	Respect to GND		-0.5 to V _{CC} + 0.5		V
Output Voltage	Vout			-0.5 to V _{CC} + 0.5		۷
Storage Temperature	TSTG	_	-55 to + 150			°C
Power Dissipation	PD	Ta = 25°C	0.9	0.7	0.9	W

OPERATING RANGES

Parameter	Symbol	Condition	Range	Unit	
Supply Voltage	Vcc	V _{IL} = 0.2 V, V _{IH} = V _{CC} -0.2 V, Operating Frequency 2.6 MHz	3 to 6	v	
Operating Temperature	T _{op}		-40 to +85	°C	

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min.	Тур.	Max.	Unit
Supply Voltage	Vcc	4.5	5	5.5	V
Operating Temperature	Top	-40	+25	+85	°C
"L" Input Voltage	VIL	-0.3	_	+0.8	V
"H" Input Voltage	VIH	2.2	_	V _{CC} + 0.3	V

DC CHARACTERISTICS

Parameter	Symbol	Cor	ndition	Min.	Тур.	Max.	Unit
"L" Output Voltage	VoL	l _{OL} = 4 mA		_	—	0.45	۷
"H" Output Voltage	Voh	I _{OH} = -1 mA		3.7	-	I	٧
Input Leak Current	լո	$0 \le V_{IN} \le V_{CC}$	V _{CC} = 4.5 V to 5.5 V	-10	-	10	μA
Output Leak Current	ILO	$0 \le V_{OUT} \le V_{CC}$	Ta = -40°C to +85°C	-10	-	10	μA
Standby Supply Current	Iccs	$\label{eq:constraint} \begin{split} \overline{\text{CS}} \geq & \text{V}_{\text{CC}} - 0.2 \text{ V} \\ & \text{V}_{\text{IH}} \geq & \text{V}_{\text{CC}} - 0.2 \text{ V} \\ & \text{V}_{\text{IL}} \leq 0.2 \text{ V} \end{split}$			_	100	μA
Operating Supply Current	Icc	t _{CLK} = 125 ns C _L = 0 pF		_	_	8	mA

MSM82C53-2RS/GS/JS

(V_{CC} = 4.5 V to 5.5 V, Ta = -40 to +85°C)

AC CHARACTERISTICS


Parameter	Symbol	MSM8	2C53-2	Unit	Condition	
		Min.	Max.			
Address Set-up Time before Reading	t _{AR}	30		ns		
Address Hold Time after Reading	t _{RA}	0	—	ns	Read	
Read Pulse Width	t _{RR}	150	—	ns	Cycle	
Read Recovery Time	t _{RVR}	200	—	ns		
Address Set-up Time before Writing	taw	0	—	ns		
Address Hold Time after Writing	twa	20	_	ns	7	
Write Pulse Width	tww	150	—	ns	Write	
Data Input Set-up Time before Writing	t _{DW}	100	—	ns	Cycle	
Data Input Hold Time after Writing	t _{WD}	20	—	ns	7	
Write Recovery Time	t _{RVW}	200	—	ns		0. 150
Clock Cycle Time	tclk	125	D.C.	ns		C _L = 150 pF
Clock "H" Pulse Width	tрwн	60	—	ns		
Clock "L" Pusle Width	tPWL	60	—	ns	Clock	
"H" Gate Pulse Width	t _{GW}	50	_	ns	and	
"L" Gate PUIse Width	t _{GL}	50	-	ns	Gate	
Gate Input Set-up Time before Clock	t _{GS}	50		ns	Timing	
Gate Input Hold Time after Clock	t _{GH}	50	—	ns	7	
Output Delay Time after Reading	t _{RD}	-	120	ns		
Output Floating Delay Time after Reading	t _{DF}	5	90	ns		
Output Delay Time after Gate	topg	l	120	ns	Delay	
Output Delay Time after Clock	top	_	150	ns	Time	
Output Delay Time after Address	t _{AD}	-	180	ns	1	

Note: Timing measured at V_L = 0.8 V and V_H = 2.2 V for both inputs and outputs.


```
MSM82C53-2RS/GS/JS
```

TIMING CHART


WriteTiming



Read Timing



Clock & Gate Timing




MSM82C53-2RS/GS/JS

DESCRIPTION OF PIN FUNCTIONS

Pin Symbol	Name	Input/Output	Function
D ₇ - D ₀	Bidirectional Data Bus	Input/Output	Three-state 8-bit bidirectional data bus used when writing control words and count values, and reading count values upon reception of WR and RD signals from CPU.
<u>cs</u>	Chip Select Input	Input	Data transfer with the CPU is enabled when this pin is at low level. When at high level, the data bus (D_0 thru D_7) is switched to high impedance state where neither writing nor reading can be executed. Internal registers, however, remain unchanged.
RD	Read Input	Input	Data can be transferred from MSM82C53-2 to CPU when this pin is at low level.
WR	Write Input	Input	Data can be transferred from CPU to MSM82C53-2 when this pin is at low level.
A ₀ - A ₁	Address Input	Input	One of the three internal counters or the control word register is selected by A_0/A_1 combination. These two pins are normally connected to the two lower order bits of the address bus.
CLK0 - 2	Clock Input	Input	Supply of three clock signals to the three counters incorporated in MSM82C53-2.
GATE ₀ - 2	Gate Input	Input	Control of starting, interruption, and restarting of counting in the three respective counters in accordance with the set control word contents.
0UT ₀ - 2	Counter Output	Output	Output of counter output waveform in accordance with the set mode and count value.

SYSTEM INTERFACING



MSM82C53-2RS/GS/JS

DESCRIPTION OF BASIC OPERATIONS

Data transfers between the internal registers and the external data bus is outlined in the following table.

CS	RD	WR	A1	A ₀	Function
0	1	0	0	0	Data Bus to Counter #0 Writing
0	1	0	0	1	Data Bus to Counter #1 Writing
0	1	0	1	0	Data Bus to Counter #2 Writing
0	1	0	1	1	Data Bus to Control Word Register Writing
0	0	1	0	0	Data Bus from Counter #0 Reading
0	0	1	0	1	Data Bus from Counter #1 Reading
0	0	1	1	0	Data Bus from Counter #2 Reading
0	0	1	1	1]
1	×	×	×	×	Data Bus High Impedance Status
0	1	1	×	×	

× denotes "not specified".

DESCRIPTION OF OPERATION

MSM82C53-2 functions are selected by a control word from the CPU. In the required program sequence, the control word setting is followed by the count value setting and execution of the desired timer operation.

Control Word and Count Value Program

Each counter operation mode is set by control word programming. The control word format is out-lined below.

D7	D ₆	D ₅	D4	D ₃	D ₂	D ₁	D ₀
SC1	SC0	RL1	RL0	M2	M1	MO	BCD
Select (Select Counter		/Load	L	Mode		BCD

(CS=0, A₀, A₁=1, 1, RD=1, WR=0)

MSM82C53-2RS/GS/JS

• Select Counter (SC0, SC1): Selection of set counter

SC1	SC0	Set Contents
0	0	Counter #0 Selection
0	1	Counter #1 Selection
1	0	Counter #2 Selection
1	1	Illegal Combination

• Read/Load (RL1, RL0): Count value Reading/Loading format setting

RL1	RL0	Set Contents
0	0	Counter Latch Operation
0	1	Reading/Loading of Least Significant Byte (LSB)
1	0	Reading/Loading of Most Significant Byte (MSB)
1	1	Reading/Loading of LSB Followed by MSB

• Mode (M2, M1, M0): Operation waveform mode setting

M2	M1	MO	Set Contents	
0	0	0	Mode 0 (Interrupt on Terminal Count)	
0	0	1	Mode 1 (Programmable One-Shot)	
×	1	0	Mode 2 (Rate Generator)	
×	1	1	Mode 3 (Square Wave Generator)	
1	0	0	Mode 4 (Software Triggered Strobe)	
1	0	1	Mode 5 (Hardware Triggered Strobe)	

× denotes "not specified".

• BCD: Operation count mode setting

BCD	Set Contents	
0	Binary Count (16-bit Binary)	
1	BCD Count (4-decade Binary Coded Decimal)	

After setting Read/Load, Mode, and BCD in each counter as outlined above, next set the desired count value. (In some Modes, counting is started immediately after the count value has been written). This count value setting must conform with the Read/Load format set in advance. Note that the internal counters are reset to 0000H during control word setting. The counter value (0000H) can't be read.

If the two bytes (LSB and MSB) are written at this stage (RL0 and RL1 = 1,1), take note of the following precaution.

Although the count values may be set in the three counters in any sequence after the control word has been set in each counter, count values must be set consecutively in the LSB-MSB order in any one counter.

MSM82C53-2RS/GS/JS

• Example of control word and count value setting

Counter #0: Read/Load LSB only, Mode 3, Binary count, count value 3H Counter #1: Read/Load MSB only, Mode 5, Binary count, count value AA00H Counter #2: Read/Load LSB and MSB, Mode 0, BCD count, count value 1234

MVIA, 1EH OUTn3	Counter #0 control word setting
MVIA,6AH OUTn3	Counter #1 control word setting
MVIA, B1H OUTn3	Counter #2 control word setting
MVIA,03H OUTn0	Counter #0 control value setting
MVIA, AAH OUTn1	Counter #1 control value setting
MVI A, 34H OUT n2 MVI A, 12H OUT n2	Counter #2 count value setting (LSB then MSB)

- Notes: n0: Counter #0 address n1: Counter #1 address n2: Counter #2 address n3: Control word register address
- The minimum and maximum count values which can be counted in each mode are listed below.

Mode	Min.	Max,	Remarks
0	1	0	0 executes 10000H count (ditto in other modes)
1	1	0	—
2	2	0	1 cannot be counted
3	2	1	1 executes 10001H count
4	1	0	—
5	1	0	_

Mode Definition

Mode 0 (terminal count)

The counter output is set to "L" level by the mode setting. If the count value is then written in the counter with the gate input at "H" level (that is, upon completion of writing the MSB when there are two bytes), the clock input counting is started. When the terminal count is reached, the output is switched to "H" level and is maintained in this status until the control word and count value are set again.

Counting is interrupted if the gate input is switched to "L" level, and restarted when switched back to "H" level.

When Count Values are written during counting, the operation is as follows:

2-byte Kead / Load When byte 1 (LSB) of the new count value is written, counting is stopped immediately. Counting is restarted at the new count value when byte 2 (MSB) is written.

Mode 1 (programmable one-shot)

The counter output is switched to "H" level by the mode setting. Note that in this mode, counting is not started if only the count value is written. Since counting has to be started in this mode by using the leading edge of the gate input as a trigger, the counter output is switched to "L" level by the next clock after the gate input trigger. This "L" level status is maintained during the set count value, and is switched back to "H" level when the terminal count is reached.

Once counting has been started, there is no interruption until the terminal count is reached, even if the gate input is switched to "L" level in the meantime. And although counting continues even if a new count value is written during the counting, counting is started at the new count value if another trigger is applied by the gate input.

Mode 2 (rate generator)

The counter output is switched to "H" level by the mode setting. When the gate input is at "H" level, counting is started by the next clock after the count value has been written. And if the gate input is at "L" level, counting is started by using the rising edge of the gate input as a trigger after the count value has been set.

An "L" level output pulse appears at the counter output during a single clock duration once every n clock inputs where n is the set count value. If a new count value is written during while counting is in progress, counting is started at the new count value following output of the pulse currently being counted. And if the gate input is switched to "L" level during counting, the counter output is forced to switch to "H" level, the counting being restarted by the rising edge of the gate input.

Mode 3 (square waveform rate generator)

The counter output is switched to "H" level by the mode setting. Counting is started in the same way as described for mode 2 above.

The repeated square wave output appearing at the counter output contains half the number of counts as the set count value. If the set count value (n) is an odd number, the repeated square wave output consists of only (n+1)/2 clock inputs at "H" level and (n-1)/2 clock inputs at "L" level.

If a new count value is written during counting, the new count value is reflected immediately after the change ("H" to "L" or "L" to "H") in the next counter output to be executed. The counting operation at the gate input is done the same as in mode 2.

MSM82C53-2RS/GS/JS

• Mode 4 (software trigger strobe)

The counter output is switched to "H" level by the mode setting. Counting is started in the same way as described for mode 0. A single "L" pulse equivalent to one clock width is generated at the counter output when the terminal count is reached.

This mode differs from 2 in that the "L" level output appears one clock earlier in mode 2, and that pulses are not repeated in mode 4. Counting is stopped when the gate input is switched to "L" level, and restarted from the set count value when switched back to "H" level.

Mode 5 (hardware trigger strobe)


The counter output is switched to "H" level by the mode setting. Counting is started, and the gate input used, in the same way as in mode 1.

The counter output is identical to the mode 4 output.


The various roles of the gate input signals in the above modes are summarized in the following table.

Gate Mode	"L" Level Falling Edge	Rising Edge	"H" Level
0	Counting not possible		Counting possible
1		(1) Start of counting(2) Retriggering	
2	 Counting not possible Counter output forced to "H" level 	Start of counting	Counting possible
3	 Counting not possible Counter output forced to "H" level 	Start of counting	Counting possible
4	Counting not possible		Counting possible
5		(1) Start of counting(2) Retriggering	

MSM82C53-2RS/GS/JS



Mode 1




Mode 2

CLK	
₩R	(n = 4) f
Lout	(GATE="H")
GATE OUT	4 3 2 1 4 4 3 2 1
L OUT	(n = 4)


Mode 3


CLK						Л	J	Л	Л	Л	Л	IJ	J	
WR	_(n = 4) [4	,	4	,	4	2	<u>ال</u>	2 1 = 3)	5	2	3	3
L OUT	(GATE=	H")		-	Ĺ	-	j	-	Ĺ	-	ľ	-	Ľ	Ľ
GATE	(n - 5)	4	2	_5	7			5	4	2	_5	2	5	4
L OUT	(n = 5)													

Mode 4



Mode 5





MSM82C53-2RS/GS/JS

Reading of Counter Values

All MSM82C53-2 counting is down-counting, the counting being in steps of 2 in mode 3. Counter values can be read during counting by (1) direct reading, and (2) counter latching ("read on the fly").

Direct reading


Counter values can be read by direct reading operations.

Since the counter value read according to the timing of the \overline{RD} and CLK signals is not guaranteed, it is necessary to stop the counting by a gate input signal, or to interrupt the clock input temporarily by an external circuit to ensure that the counter value is correctly read.


Counter latching

In this method, the counter value is latched by writing counter latch command, thereby enabling a stable value to be read without effecting the counting in any way at all. An example of a counter latching program is given below.

Counter latching executed for counter #1 (Read/Load 2-byte setting)



Example of Practical Application • MSM82C53-2 used as a 32-bit counter.



NOTICE ON REPLACING LOW-SPEED DEVICES WITH HIGH-SPEED DEVICES

The conventional low speed devices are replaced by high-speed devices as shown below. When you want to replace your low speed devices with high-speed devices, read the replacement notice given on the next pages.

High-speed device (New)	Low-speed device (Old)	Remarks
M80C85AH	M80C85A/M80C85A-2	8bit MPU
M80C86A-10	M80C86A/M80C86A-2	16bit MPU
M80C88A-10	M80C88A/M80C88A-2	8bit MPU
M82C84A-2	M82C84A/M82C84A-5	Clock generator
M81C55-5	M81C55	RAM.I/O, timer
M82C37B-5	M82C37A/M82C37A-5	DMA controller
M82C51A-2	M82C51A	USART
M82C53-2	M82C53-5	Timer
M82C55A-2	M82C55A-5	PPI

MSM82C53-2RS/GS/JS

Differences between MSM82C53-5 and MSM82C53-2

1) Manufacturing Process These devices use a 3 μ Si-Gate CMOS process technology and have the same chip size.

2) Function

These devices have the same logics except for changes in AC characteristics listed in (3-2).

3) Electrical Characteristics

3-1) DC Characteristics

Parameter	Symbol	MSM82C53-5	MSM82C53-2
Average Operating Current	lcc	5 mA maximum (tcLk=200 ns)	8 mA maximum (tcLĸ=125 ns)


As shown above, the characteristics of these devices are identical under the same test condition. The MSM82C53-2 satisfies the characteristics of the MSM82C53-5.

3-2) AC Characteristics

Parameter	Symbol	MSM82C53-5	MSM82C53-2
Address Hold Time After Write	twa	30 ns minimum	20 ns minimum
Data Input Hold Time After Write	two	30 ns minimum	20 ns minimum
Clock Cycle Time	tcl.k	200 ns minimum	125 ns minimum

As shown above, the MSM82C53-2 satisfies the characteristics of the MSM82C53-5.


PACKAGE DIMENSIONS



Notes for Mounting the Surface Mount Type Package


The SOP, QFP, TSOP, SOJ, QFJ (PLCC), SHP and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

MSM82C53-2RS/GS/JS



Notes for Mounting the Surface Mount Type Package

The SOP, QFP, TSOP, SOJ, QFJ (PLCC), SHP and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).



Notes for Mounting the Surface Mount Type Package

The SOP, QFP, TSOP, SOJ, QFJ (PLCC), SHP and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

E

Technical Support and Professional Services

Visit the following sections of the National Instruments Web site at ni.com for technical support and professional services:

- Support—Online technical support resources at ni.com/support include the following:
 - Self-Help Resources—For answers and solutions, visit the award-winning National Instruments Web site for software drivers and updates, a searchable KnowledgeBase, product manuals, step-by-step troubleshooting wizards, thousands of example programs, tutorials, application notes, instrument drivers, and so on.
 - Free Technical Support—All registered users receive free Basic Service, which includes access to hundreds of Application Engineers worldwide in the NI Developer Exchange at ni.com/exchange. National Instruments Application Engineers make sure every question receives an answer.

For information about other technical support options in your area, visit ni.com/services or contact your local office at ni.com/contact.

- **Training and Certification**—Visit ni.com/training for self-paced training, eLearning virtual classrooms, interactive CDs, and Certification program information. You also can register for instructor-led, hands-on courses at locations around the world.
- System Integration—If you have time constraints, limited in-house technical resources, or other project challenges, National Instruments Alliance Partner members can help. To learn more, call your local NI office or visit ni.com/alliance.
- **Declaration of Conformity (DoC)**—A DoC is our claim of compliance with the Council of the European Communities using the manufacturer's declaration of conformity. This system affords the user protection for electronic compatibility (EMC) and product safety. You can obtain the DoC for your product by visiting ni.com/certification.

• **Calibration Certificate**—If your product supports calibration, you can obtain the calibration certificate for your product at ni.com/calibration.

If you searched ni.com and could not find the answers you need, contact your local office or NI corporate headquarters. Phone numbers for our worldwide offices are listed at the front of this manual. You also can visit the Worldwide Offices section of ni.com/niglobal to access the branch office Web sites, which provide up-to-date contact information, support phone numbers, email addresses, and current events.

Symbol	Prefix	Value
n	nano	10-9
μ	micro	10-6
m	milli	10-3
k	kilo	10 ³
М	mega	106

Numbers/Symbols

0	degrees
>	greater than
2	greater than or equal to
<	less than
_	negative of, or minus
Ω	ohms
/	per
%	percent
±	plus or minus
+	positive of, or plus
+5 V	+5 Volts signal
Δ.	
Α	
А	amperes
ACK*	acknowledge input signal

Glossary

AIRQ0	PPI A port A interrupt enable bit
AIRQ1	PPI A port B interrupt enable bit
ANSI	American National Standards Institute
APA	PPI A port A
APB	PPI A port B
APC	PPI A port C
ASIC	Application Specific Integrated Circuit
AWG	American Wire Gauge
В	
BCD	binary coded decimal
BIRQ0	PPI B port A interrupt enable bit
BIRQ1	PPI B port B interrupt enable bit
BPA	PPI B port A
BPB	PPI B port B
BPC	PPI B port C
C	
С	Celsius
CIRQ0	PPI C port A interrupt enable bit
CIRQ1	PPI C port B interrupt enable bit
cm	centimeters
CompactPCI	refers to the core specification defined by the PCI Industrial Computer Manufacturer's Group (PICMG)
СРА	PPI C port A

СРВ	PPI C port B
CPC	PPI C port C
CTR1	counter select bit
CTRIRQ	counter interrupt enable bit
D	
DAQ	a system that uses the personal computer to collect, measure, and generate electrical signals
DI	digital input
DIO	digital input/output
DIRQ0	PPI D port A interrupt enable bit
DIRQ1	PPI D port B interrupt enable bit
DMA	direct memory access—a method by which data can be transferred to/from computer memory from/to a device or memory on the bus while the processor does something else. DMA is the fastest method of transferring data to/from computer memory.
DO	digital output
DPA	PPI D port A
DPB	PPI D port B
DPC	PPI D port C
F	
ft	feet
G	
GND	ground signal

H

hex	hexadecimal

I

I/O	input/output
IBF	input buffer full signal
in.	inches
INTE1	port A output interrupt enable bit
INTE2	port A input interrupt enable bit
INTEA	port A interrupt enable bit
INTEB	port B interrupt enable bit
INTEN	interrupt enable bit
INTRA	port A interrupt request status
INTRB	port B interrupt request status
L	
LED	light-emitting diode
LSB	least significant bit
М	
m	meters
max	maximum

- MB megabytes of memory
- min. minutes

min	minimum
MSB	most significant bit
0	
OBF*	output buffer full signal
Р	
PA, PB, PC <07>	port A, B, or C 0 through 7 lines
PCI	Peripheral Component Interconnect—a high-performance expansion bus architecture originally developed by Intel to replace ISA and EISA. It is achieving widespread acceptance as a standard for PCs and workstations; it offers a theoretical maximum transfer rate of 132 Mbytes/s.
port	a digital port, consisting of four or eight lines of digital input and/or output
PPI	programmable peripheral interface
PXI	PCI eXtensions for Instrumentation. PXI is an open specification that builds off the CompactPCI specification by adding instrumentation-specific features.
R	
RD*	read signal
S	
S	samples
s	seconds
SCXI	Signal Conditioning eXtensions for Instrumentation—the National Instruments product line for conditioning low-level signals within an external chassis near sensors so only high-level signals are sent to DAQ boards in the noisy PC environment

signal conditioning	the manipulation of signals to prepare them for digitizing
STB	strobe input signal
т	
TTL	transistor-transistor logic
typ	typical
V	
v	volts
V _{cc}	supply voltage; for example, the voltage a computer supplies to its plug-in devices
VDC	volts direct current
VI	virtual instrument—a combination of hardware and/or software elements, typically used with a PC, that has the functionality of a classic standalone instrument
V _{in}	input voltage
W	
W	watts
WRT*	write signal

Symbols

+5 V supply pin connecting directly to the ground or other voltage source (caution), 3-10 PCI-6503 (table), 3-7 PCI-DIO-96 and PXI-6508 (table), 3-4

Numerics

82C53 programmable interval timer data sheet, D-1 theory of operation, B-2 programming considerations, B-29 interrupt programming example, B-30 register group control word format (figure), B-9 Interrupt Clear Register, B-13 Interrupt Control Register 1, B-10 Interrupt Control Register 2, B-12 register address map (table), B-4 82C55A interrupt handling, B-27 interrupt programming examples, B-28 mode 1 strobed input, B-28 mode 1 strobed output, B-29 mode 2 bidirectional bus, B-29 programmable peripheral interface data sheet. C-1 theory of operation, 4-3 programming considerations, B-16 mode 1 strobed input, B-18 programming example, B-21 mode 1 strobed output, B-21 programming example, B-24

mode 2 bidirectional bus, B-24 programming example, B-27 modes of operation, B-16 mode 0 basic I/O, B-17 register group control word formats (figure), B-7 description, B-6 port C set/reset control words (table), B-8 status-word bit definitions for bidirectional data path, B-26 status-word bit definitions for input, B-20 status-word bit definitions for output, B-23 register address map (table), B-4

A

ACK* signal description (table), 4-4 mode 1 output timing (figure), 4-6 mode 2 bidirectional timing (figure), 4-7 AIRQ0 bit description, B-11 AIRQ1 bit description, B-11 APA<7..0> signal (table), 3-4 APB<7..0> signal (table), 3-4

B

BIRQ0 bit description, B-11 BIRQ1 bit description, B-11 bit descriptions See also port C status-word bit definitions AIRQ0, B-11 AIRQ1, B-11

BIRQ0, B-11 BIRQ1, B-11 CIRQ0, B-10 CIRQ1, B-10 CTR1, B-12 CTRIRQ, B-12 **DIRQ0, B-10 DIRO1, B-10** INTEN, B-12 mode 1 strobed input I/O, B-20 IBFA, B-20 IBFB, B-20 INTEA, B-20 INTEB, B-20 INTRA, B-20 INTRB, B-20 mode 1 strobed output I/O, B-23 INTEA, B-23 INTEB, B-23 INTRA, B-23 INTRB, B-23 OBFA*, B-23 OBFB*. B-23 mode 2 bidirectional bus I/O, B-26 IBFA, B-26 **INTE1, B-26 INTE2. B-26** INTRA, B-26 OBFA*, B-26 board configuration, 2-2 BPA<7..0> signal (table), 3-4 BPB<7..0> signal (table), 3-4 BPC<7..0> signal (table), 3-4 bus interface specifications, A-3

C

cable assembly connectors, 3-3 cabling, custom, 1-3 calibration certificate (NI resources), E-2 CE compliance specifications, A-6 CIRO0 bit description, B-10 CIRQ1 bit description, B-10 CompactPCI, using with PXI-compatible products, 1-2 configuration, 2-1 board configuration, 2-2 connections, power, 3-10 connectors, cable assembly, 3-3 control words 82C53 register group format (figure), B-9 82C55A register group formats (figure), B-7 port C set/reset (table), B-8 mode 1 strobed input port A configuration (figure), B-18 port B configuration (figure), B-19 mode 1 strobed output port A configuration (figure), B-22 port B configuration (figure), B-22 mode 2 bidirectional bus (figure), B-25 conventions used in the manual, ix CPA<7..0> signal (table), 3-4 CPB<7..0> signal (table), 3-4 CPC<7..0> signal (table), 3-4 CTR1 bit description, B-12 CTRIRQ bit description, B-12 custom cabling, 1-3

D

DATA signal description (table), 4-4 Declaration of Conformity (NI resources), E-1 diagnostic tools (NI resources), E-1 digital I/O power-up state selection, 3-10 high DIO, 3-10 low DIO, 3-12 digital I/O signal connections, 3-8 block diagram (figure), 3-9 digital I/O specifications, A-1 digital logic levels input signals, A-1 output signals, A-2 digital logic levels specifications, A-1 DIRO0 bit description, B-10 DIRQ1 bit description, B-10 documentation NI resources, E-1 related documentation, x DPA<7..0> signal (table), 3-4 DPB<7..0> signal (table), 3-4 DPC<7..0> signal (table), 3-4 drivers (NI resources), E-1

E

electromagnetic compatibility specifications, A-5 environment specifications, A-4 equipment, optional, 1-3 examples (NI resources), E-1

G

GND signal PCI-6503 (table), 3-7 PCI-DIO-96 and PXI-6508 (table), 3-4

H

hardware installation PCI-DIO-96/PCI-6503, 2-1 PXI-6508, 2-2 unpacking, 1-4 help, technical support, E-1 high DIO power-up state, 3-10 figure, 3-11

I/O bit mode 1 strobed input description, B-20 mode 1 strobed output description, B-23 mode 2 bidirectional bus description, B-26 I/O connector cable assembly connector pinouts (figure) pins 1 through 50, 3-3 exceeding maximum ratings (caution), 3-1 PCI-6503. 3-5 pin assignments PCI-6503 (figure), 3-6 PCI-DIO-96 and PXI-6508 (figure), 3-2port C pin assignments mode 1 input (figure), B-21 mode 1 output (figure), B-24 signal cable descriptions PCI-DIO-96 and PXI-6508 (table), 3-4 signal connection descriptions PCI-6503 (table), 3-7 IBF signal description (table), 4-4 **IBFA** bit mode 1 strobed input description, B-20 mode 2 bidirectional bus description, B-26 IBFB bit description, B-20 installation hardware, 2-1 software. 2-1 unpacking the PCI-DIO-96, 1-4 instrument drivers (NI resources). E-1 INTE1 bit description, B-26

INTE2 bit description, B-26 **INTEA** bit mode 1 strobed input description, B-20 mode 1 strobed output description, B-23 **INTEB** bit mode 1 strobed input description, B-20 mode 1 strobed output description, B-23 INTEN bit description, B-12 interface circuitry, PCI, 4-2 interrupt control circuitry block diagram (figure), B-3 theory of operation, B-2 interrupt control register group Interrupt Clear Register, B-13 Interrupt Control Register 1, B-10 Interrupt Control Register 2, B-12 register address map (table), B-4 interrupt control registers register description, B-9 interrupt handling, B-27 82C53 programming example, B-30 82C55A programming examples, B-28 interrupt programming example 82C53, B-30 interrupt programming examples 82C55A, B-28 INTR signal description (table), 4-4 **INTRA** bit mode 1 strobed input description, B-20 mode 1 strobed output description, B-23 mode 2 bidirectional bus description, B-26 **INTRB** bit mode 1 strobed input description, B-20 mode 1 strobed output description, B-23

K

KnowledgeBase, E-1

L

low DIO power-up state, 3-12 figure, 3-12

M

MITE ASIC. See PCI MITE ASIC mode 0 basic I/O I/O configurations (table), B-17 programming considerations, B-16 programming example, B-18 mode 1 input interrupt programming example, B-28 strobed I/O programming considerations, B-16 control word to configure port A (figure), B-18 control word to configure port B (figure), B-19 port C pin assignments on I/O connector (figure), B-21 port C status-word bit definitions for input, B-20 programming example, B-21 timing, 4-5 mode 1 output interrupt programming example, B-29 programming considerations, B-16 strobed output programming considerations, B-21 control word to configure port A (figure), B-22 control word to configure port B (figure), B-22 port C pin assignments on I/O connector (figure), B-24 port C status-word bit definitions for output, B-23 programming example, B-24

mode 2 bidirectional bus interrupt programming example, B-29 programming considerations, B-24 control word to configure port A (figure), B-25 port C pin assignments on I/O connector (figure), B-27 port C status-word bit definitions, B-26 programming example, B-27

Ν

NI support and services, E-1

0

OBF* signal description (table), 4-4 OBFA* bit mode 1 strobed output description, B-23 mode 2 bidirectional bus description, B-26 OBFB* bit mode 1 strobed output description, B-23 operation of DIO board. *See* Theory of Operation optional equipment, 1-3

Ρ

PA<7..0> signal (table), 3-7 PB<7..0> signal (table), 3-7 PC<7..0> signal (table), 3-7 PCI initialization, B-14 PCI interface circuitry, 4-2 PCI local bus, register-level programming, B-13 PCI-6503, 3-5 I/O connector pin assignments (figure), 3-6 signal connection descriptions (table), 3-7 PCI-DIO-96 Interrupt Clear Register, B-13 unpacking, 1-4 PCI-DIO-96 and PXI-6508 connector pin assignments (figure), 3-2 I/O connector, 3-1 signal cable descriptions (table), 3-4 PCI-DIO-96/PCI-6503 hardware installation. 2-1 PCI-DIO-96/PXI-6508/PCI-6503 board block diagram (figure), 4-2 configuration, 2-2 custom cabling, 1-3 optional equipment, 1-3 overview, 1-1 requirements for getting started, 1-2 unpacking, 1-4 physical specifications, A-4 pin assignments cable assembly connector pinouts pins 1 through 50 (figure), 3-3 PCI-6503 I/O connector (figure), 3-6 PCI-DIO-96 and PXI-6508 (figure), 3-2 port C pin assignments correlation between mode and handshaking terminology (table), 3-8 I/O connector mode 1 input (figure), B-21 mode 1 output (figure), B-24 mode 2 bidirectional bus (figure), B-27 mode configuration, 3-8 overview. 3-7 port C set/reset control words (table), B-8 port C status-word bit definitions mode 1 strobed input I/O, B-20 IBFA. B-20 IBFB, B-20 INTEA, B-20 INTEB, B-20

INTRA. B-20 INTRB, B-20 mode 1 strobed output I/O, B-23 INTEA, B-23 INTEB, B-23 INTRA, B-23 INTRB, B-23 OBFA*, B-23 OBFB*, B-23 mode 2 bidirectional bus I/O, B-26 IBFA, B-26 **INTE1**, B-26 **INTE2, B-26** INTRA, B-26 OBFA*, B-26 power connections, 3-10 power requirement specifications, A-3 power-up state selection. See digital I/O power-up state selection programming examples interrupt programming, B-30 mode 1 strobed input, B-28 mode 1 strobed output, B-29 mode 2 bidirectional bus, B-29 mode 0 basic I/O, B-18 mode 1 strobed input, B-21 mode 1 strobed output, B-24 mode 2 bidirectional bus, B-27 NI resources. E-1 register-level programming, B-14 programming. See register-level programming **PXI-6508** hardware installation, 2-2 Interrupt Clear Register, B-13 PXI-compatible products, using with CompactPCI, 1-2

R

RD* signal description (table), 4-4 register-level programming, B-1, B-13 82C55A modes of operation, B-16 examples, B-14, B-28 interrupt handling 82C53, B-30 mode 1 strobed input, B-28 mode 1 strobed output, B-29 mode 2 bidirectional bus, B-29 mode 0 basic I/O, B-18 mode 1 strobed input, B-21 mode 1 strobed output, B-24 mode 2 bidirectional bus, B-27 PCI initialization, B-14 interrupt handling, B-27 programming examples 82C53, B-30 82C55A, B-28 mode 0 basic I/O, B-17 I/O configurations (table), B-17 programming example, B-18 mode 1 strobed input, B-18 control word to configure port A (figure), B-18 control word to configure port B (figure), B-19 port C pin assignments on I/O connector (figure), B-21 port C status-word bit definitions for input, B-20 programming example, B-21 mode 1 strobed output, B-21 control word to configure port A (figure), B-22 control word to configure port B (figure), B-22 port C pin assignments on I/O connector (figure), B-24

port C status-word bit definitions for output, B-23 programming example, B-24 mode 2 bidirectional bus, B-24 control word to configure port A (figure), B-25 port C pin assignments on I/O connector (figure), B-27 port C status-word bit definitions, B-26 programming example, B-27 PCI initialization, B-14 PCI local bus, B-13 programming examples, B-14 registers 82C53 register group control word format (figure), B-9 Interrupt Clear Register, B-13 Interrupt Control Register 1, B-10 Interrupt Control Register 2, B-12 register address map (table), B-4 82C55A register group control word formats (figure), B-7 port C set/reset control words (table), B-8 register address map (table), B-4 register address map (table), B-4 related documentation, x

S

safety, specifications, A-5 signal connections digital I/O, 3-8 block diagram (figure), 3-9 digital logic levels, A-1 input signals (table), A-2 output signals (table), A-2 I/O connector cable assembly connector pinouts pins 1 through 50 (figure), 3-3

PCI-6503 connector pin assignments (figure), 3-6 PCI-DIO-96 and PXI-6508 connector pin assignments (figure), 3-2 power connections, 3-10 signal descriptions PCI-6503 (table), 3-7 PCI-DIO-96 and PXI-6508 pin assignments (table), 3-4 timing specifications, 4-4 mode 1 input timing, 4-5 mode 1 output timing, 4-6 mode 2 bidirectional timing, 4-7 signal names used in timing diagrams (table), 4-4 software (NI resources), E-1 software installation. 2-1 specifications bus interface, A-3 CE compliance, A-6 digital I/O, A-1 digital logic levels, A-1 input signals (table), A-2 output signals (table), A-2 electromagnetic compatibility, A-5 environment. A-4 physical, A-4 power requirement, A-3 safety, A-5 transfer rates, A-3 STB* signal description (table), 4-4 support, technical, E-1

T

technical support, E-1 theory of operation 82C53 programmable interval timer, B-2 82C55A programmable peripheral interface, 4-3 interrupt control circuitry, B-2 block diagram (figure), B-3 PCI interface circuitry, 4-2 PCI-DIO-96/PXI-6508/PCI-6503 block diagram (figure), 4-2 timing specifications, 4-4 mode 1 input timing, 4-5 mode 1 output timing, 4-6 mode 2 bidirectional timing, 4-7 signal names used in timing diagrams (table), 4-4 training and certification (NI resources), E-1 transfer rates specifications, A-3 troubleshooting (NI resources), E-1

W

Web resources, E-1 WR* signal description (table), 4-4