QPLL User Manual

Quartz Crystal Based Phase-Locked Loop for Jitter Filtering Application in LHC

Paulo Moreira

CERN - EP/MIC, Geneva Switzerland

2003-04-9

Version 0.1

Technical inquires: Paulo.Moreira@cern.ch

Preliminary

Introduction	4
Features:	4
OPERATION	5
QPLL Signals	6
QPLL pinout	
Pin assignments	8
PCB Layout recommendations	10

Summary of Changes

Version 0.1:

PCB Layout recommendations added to the manual.

INTRODUCTION

The QPLL is a Quartz crystal based Phase-Locked Loop. Its function is to act as a jitter-filter for clock signals operating synchronously with the LHC bunch-crossing clock. Two frequency multiplication modes are implemented: 120 MHz and 160 MHz modes¹. In the 160 MHz mode, the ASIC generates three clock signals synchronous with the reference clock at 40 MHz, 80 MHz and 160 MHz while in the 120 MHz mode the synthesized frequencies are 40 MHz, 60 MHz and 120 MHz. In both cases, the highest frequency is generated directly from a Voltage Controlled Crystal Oscillator (VCXO) and the lower frequencies are obtained by synchronous division. The two frequency multiplication modes require Quartz crystals cut to the appropriate frequencies.

Features:

- Quartz crystal based Phase-Locked Loop
- Three LVDS clock outputs
- Two frequency multiplication modes:
 - o 40 MHz, 80 MHz and 160 MHz
 - 40 MHz, 60 MHz and 120 MHz
- Reference clock input levels:
 - o LVDS
 - o CMOS single-ended, 2.5 V to 5 V compatible
- Output jitter: < 50 ps peak-to-peak for input signal jitter less than 120 ps RMS
- Package: LPCC-28 (5 mm × 5 mm, 0.5 mm pitch)
- Power supply voltage: 2.5V
- Radiation tolerant
- 0.25 μm CMOS technology
- Crystal: The QPLL quartz crystal will be provided with the QPLL for operation in the specified frequency multiplication mode.

¹ Please note that frequency numbers in this document are often rounded to the nearest integer. This is just a simplification to facilitate reading (and writing). In fact, these numbers should be interpreted to be the exact multiples of the LHC bunch-crossing clock frequency.

OPERATION

The QPLL uses the LHC bunch-crossing clock as the reference frequency. This signal can be feed to the ASIC either in CMOS or LVDS levels (please refer to Figure 1). Selection of which input to use is simply done by forcing the unused clock input to logic level "0" (notice the use of the OR function in the reference clock signal path in the block diagram). The three clock outputs are LVDS signals and their frequency depends on the "*mode*" input. When "*mode*" is set to "0" the output clock frequencies are: 40 MHz, 60 MHz and 120 MHz otherwise the frequencies are: 40 MHz, 80 MHz and 160 MHz. Since the highest clock frequency is obtained directly from the Voltage Controlled Crystal Oscillator (VCXO), different crystals are required for operation in each one of the two frequency multiplication modes. The required crystals are provided by CERN for the specified operation frequency.




Figure 1 QPLL block diagram

The use of a VCXO in the QPLL allows to achieve low jitter figures but imposes the limitation of a small frequency lock range. To cope with crystal cutting accuracy, process, temperature and power supply variations, upon reset or loss of lock, the ASIC goes through a frequency calibration procedure. In principle, this is an automatic procedure that in most applications should be "transparent" to the user. However in some situations, like for example hardware or system testing, the user might want to have control over it. The signals that are relevant to this function are: "*externalControl*", "*autoRestart*" and " $f_oSelect<3:0$ >". If the "*externalControl*" signal is set to "1" then the automatic calibration procedure is disabled and the VCXO centre frequency is set by the signals " $f_oSelect<3:0$ >" otherwise, the free running frequency is automatically determined.

The QPLL contains a lock detection circuit that monitors at every instant the lock state of the phase-locked loop. If the PLL is detected to be unlocked, a frequency calibration cycle is initiated to lock the PLL. This feature can be disabled by forcing the signal "*autoRestart*" to "0". In this case, a frequency calibration cycle is only started if a reset is applied to the IC. In any case the "*locked*" signal reports the locked status of the PLL.

The logic circuits controlling the PLL use redundant logic techniques to cope with Single Event Upsets (SEU). The "error" flag indicates (momentarily) that one SEU has occurred. These errors are dealt with automatic requiring no action from the user.

QPLL SIGNALS

autoRestart – 5V compatible CMOS input with internal pull-up resistor:

autoRestart = "0": Automatic restart of the PLL is disabled. A frequency calibration cycle will only occur after a reset.

autoRestart = "1": Automatic restart is enabled. A frequency calibration cycle will occur each time the PLL is detected to be unlocked.

cap – VCXO decoupling node:

A 100 nF capacitor must be connected between this pin and ground.

error - 2.5V CMOS output:

This signal indicates that an SEU has occurred. Since SEU events are dealt with automatically by the ASIC logic, this signal will be active only during the period in which the error conditions will persist. A SEU should not affect the operation of the PLL

externalControl - 5V compatible CMOS input with internal pull-down resistor:

externalControl = "0": The VCXO centre frequency is set by the automatic frequency calibration procedure.

externalControl = "1": The VCXO free running frequency is set by the input signals f_o Select<3:0>.

f_oSelect<3:0> - 5V compatible CMOS inputs with internal pull-down/pull-up resistors ($f_oSelect<3> \leftarrow$ pull-up, $f_oSelect<2> \leftarrow$ pull-down, $f_oSelect<1> \leftarrow$ pull-down, $f_oSelect<0> \leftarrow$ pull-down):

These signals control the VCXO free running oscillation frequency when the signal *"externalControl"* is set to "1". If *"externalControl"* is set to "0" these signals have no influence on the IC operation.

inCMOS – 5V compatible CMOS input with internal pull-down resistor:

This is the CMOS reference clock input. When in use, *inLVDS*+ and *inLVDS*- must be set to logic levels "0" and "1" respectively.

inLVDS+ and inLVDS- – LVDS inputs:

These signals are the LVDS reference clock inputs. When in use, *inCMOS* must be held at logic level "0".

locked – 2.5V CMOS output:

Reports the PLL locked status.

Lvds40MHz+ lvds40MHz- – LVDS output:

40MHz clock output

Ivds80MHz+ Ivds80MHz- - LVDS output:

mode = "0": 60 MHz clock signal (with 120 MHz quartz crystal).

mode = "1": 80 MHz clock signal (with 160 MHz quartz crystal).

Ivds160MHz+ Ivds160MHz- – LVDS output.

mode = "0": 120 MHz clock signal (with 120 MHz quartz crystal).

mode = *"1"*: 160 MHz clock (with 160 MHz quartz crystal).

mode - 5V compatible CMOS input with internal pull-up resistor:

mode = *"0":* 120 MHz frequency multiplication mode (120 MHz quartz crystal required).

mode = *"1":* 160 MHz frequency multiplication mode (160 MHz quartz crystal required).

~reset – 5V compatible CMOS input:

Active low reset signal.

xtal1, xtal2 – Quartz crystal connections

QPLL PINOUT

The QPLL is packaged in a 28-pin 5 mm \times 5 mm Leadless Plastic Chip Carrier (LPCC-28) with 0.5 mm pin pitch.




Figure 2 QPLL pinout

Pin assignments

Pin Number	Signal Name	Signal type
1	inLVDS-	Input, LVDS
2	inLVDS+	Input, LVDS
3	inCMOS	Input, CMOS 5V compatible
4	externalControl	Input, CMOS 5V compatible
5	autoRestart	Input, CMOS 5V compatible
6	~reset	Input, CMOS 5V compatible
7	f ₀ Select<3>	Input, CMOS 5V compatible
8	error	Output, 2.5 V compatible
9	locked	Output, CMOS 2.5 V
10	gnd	Power
11	vdd	Power

12	lvds80MHz-	Output, LVDS
13	lvds80MHz+	Output, LVDS
14	f ₀ Select<2>	Input, CMOS 5V compatible
15	lvds160MHz-	Output, LVDS
16	lvds160MHz+	Output, LVDS
17	gnd	Power
18	vdd	Power
19	lvds40MHz-	Output, LVDS
20	lvds40MHz+	Output, LVDS
21	f ₀ Select<1>	Input, CMOS 5V compatible
22	vdd	Power
23	сар	Power
24	xtal1	Analogue, Quartz crystal
25	gnd	power
26	xtal2	Analogue, Quartz crystal
27	mode	Input, CMOS 5V compatible
28	f ₀ Select<0>	Input, CMOS 5V compatible

PCB LAYOUT RECOMMENDATIONS

The QPLL is based on a Voltage Controlled Quartz Crystal Oscillator (VCXO). The frequency of oscillation of such circuit is essentially imposed by the quartz crystal resonance frequency. However, the circuit capacitance (which includes the layout parasitics) will also have an influence on the oscillation frequency. In the case of a VCXO, this manifests itself in two ways: first, the oscillation frequency is not the quartz crystal resonance frequency but a higher frequency that is called the *loaded oscillation frequency* and second, the frequency pulling capability of the circuit is affected by the total circuit capacitance, in particular, the minimum capacitance achievable.

To cope with any frequency uncertainty the crystal oscillation frequency is specified for a given load capacitance. This gives the manufacturer the capability of tuning the crystal to a specific circuit.

Concerning the pulling range, one could be tempted to think that adding as much variable capacitance as possible would be a solution to increase the frequency pulling ability of the circuit. However, in the limit of an infinite load capacitance the oscillation frequency tends to the crystal resonance frequency. In this limit, the frequency sensitivity to capacitance variations is very small and the VCXO has thus a small pulling ability¹. The solution is thus to work on the extreme of low capacitances where the frequency sensitivity is maximised. Figure 3 illustrates these concepts for a practical crystal (in this figure C12 represents the crystal package capacitance).





Figure 3 Circuit capacitance versus frequency pulling ability

We are thus faced with two problems: first, minimise the parasitic capacitances introduced by the circuit layout so that the pulling range does not get degraded and second, make sure that the circuits built by the QPLL users display a load capacitance which is identical to the specified crystal capacitance. It is thus strongly

¹ This would be a good solution if the capacitance could be strictly varied from a very small to a large value. However, in practical circuits a large maximum value also implies a relatively large minimum value. That is, the ratio between the minimum and maximum capacitance cannot be freely chosen.

recommended that the users adopt the layout represented in Figure 4 for the interconnections between the QPLL and the quartz crystal. Failing to do so, it might result in the best case in a reduced or asymmetrical lock range and in the worst case in the impossibility to lock to the LHC frequency. It is thus the user responsibility to follow the recommended layout for the interconnections between the quartz crystal and the QPLL as close as possible.



Other wiring level(s)

Figure 4 Recommend layout for the QPLL and crystal interconnection

To facilitate the CAD work a schematic capture symbol and the layout footprint of the ASIC are available in the CERN CADENCE library. The footprint is available in the library CNSPECIAL under the name QPLL. The package type LPCC option must be used.

A GBR file containing the layout represented above can be found on the <u>QPLL home</u> <u>page</u> (see PCB layout).